A summating, exponentially-decaying CMOS synapse for spiking neural systems

Advances in Neural Information Processing Systems

Volumn , Issue , 2004, Pages

  Shi, Rock Z ^a   Horiuchi, Timothy ^a,b  

^a UNIVERSITY OF MARYLAND   (United States)

^b UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT IMPLEMENTATION; CMOS PROCESSS; CRITICAL ELEMENTS; KINETIC MODELING; NEURAL COMPUTATIONS; NEURAL SYSTEMS; SYNAPTIC CONDUCTANCE;

CMOS INTEGRATED CIRCUITS;

EID: 33846684161     PISSN: 10495258     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. M. Mahowald, An Analog VLSI System for Stereoscopic Vision. Norwell, MA: Kluwer Academic, 1994.
2. A. Mortara, "A pulsed communication/computation framework for analog VLSI perceptive systems, " in Neuromorphic Systems Engineering, T. S. Land, Ed. Norwell, MA: Kluwer Academic Publishers, 1998, pp. 217-228.
3. S. Deiss, R. Douglas, and A. Whatley, "A pulse-coded communications infrastructure for neuromorphic systems, " in Pulsed Neural Networks, W. Mass and C. Bishop, Eds. Cambridge, MA: MIT Press, 1999, pp. 157-178.
4. K. A. Boahen, "The retinomorphic approach: Adaptive pixel-parallel amplification, filtering, and quantization, " Journal of Analog Integrated Circuits and Signal Processing, vol. 13, pp. 53-68, 1997.
5. M. Cheely and T. Horiuchi, "Analog VLSI models of range-tuned neurons in the bat echolocation system, " EURASIP Journal, Special Issue on Neuromorphic Signal Processing and Implementations (in press), 2003.
6. C. Rasche and R. H. R. Hahnloser, "Silicon synaptic depression, " Biol. Cybern., vol. 84, pp. 57-62, 2001.
7. A. McEwan and A. van Schaik, "A silicon representation of the Meddis inner hair cell model, " in Proceedings of the ICSC Symposia on Intelligent Systems & Application (ISA'2000), 2000, paper 1544-078.
8. M. Boegerhausen, P. Suter, and S. Liu, "Modeling short-term synaptic depression in silicon, " Neural Computation, vol. 15, no. 2, pp. 331-348, Feb 2003.
9. P. Hafliger, M. Mahowald, and L.Watts, "A spike based learning neuron in analog VLSI, " in Advances in Neural Information Processing Systems, M. C. Mozer, M. I. Jordan, and T. Petsche, Eds. Cambridge, MA: MIT Press, 1997, vol. 9, pp. 692-698.
10. G. Indiveri, "Neuromorphic bistable VLSI synapses with spike-timing-dependent plasticity, " in Advances in Neural Information Processing Systems, M. C. Mozer, M. I. Jordan, and T. Petsche, Eds. Cambridge, MA: MIT Press, 2002, vol. 15.
11. J. P. Lazzaro, "Low-power silicon axons, neuons, and synapses, " in Silicon Implementations of Pulse Coded Neural Networks, M. E. Zaghloul, J. L. Meador, and R. W. Newcomb, Eds. Norwell, MA: Kluwer Academic Publishers, 1994, pp. 153-164.
12. W. Gerstner, Spiking Neuron Models: Single Neurons, Populations, Plasticity. Cambridge, UK: Cambridge Unvisity Press, 2002.
13. W. Rall, "Distinguishing theoretical synaptic potentials computed for different soma-dendritic distributions of synaptic inputs, " J. Neurophys., vol. 30, pp. 1138-1168, 1967.
14. A. Destexhe, Z. F. Mainen, and T. J. Sejnowski, "Synthesis of models for excitable membranes, synaptic transmission and neuromodulation using a common kinetic formalism, " Journal of Computational Neuroscience, vol. 1, pp. 195-230, 1994.
15. A. Destexhe, Z. F. Mainen, and T. J. Sejnowski, "An efficient method for computing synaptic conductances based on a kinetic model of receptor binding, " Neural Computation, vol. 6, pp. 14-18, 1994.
16. E. Seevinck, "Companding current-mode integrator: A new circuit principle for continuous time monolithic filters, " Electron. Letts., vol. 26, pp. 2046-2047, Nov 1990.
17. D. R. Frey, "Exponential state space fitlers: A generic current mode design strategy, " IEEE Trans. Circuits Syst. I, vol. 43, pp. 34-42, Jan 1996.
18. Y. Tsividis, "Externally linear, time-invariant systems and their application to companding signal processors, " IEEE Trans. Circuits Syst. II, vol. 44, pp. 65-85, Feb 1997.
19. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
20. E. A. Vittoz and J. Fellrath, "CMOS analog integrated circuits based on weak inversion opearaton, " IEEE J. Solid-State Circuits, vol. 12, pp. 224-231, Jun. 1977.
21. S.-C. Liu, J. Kramer, G. Indiveri, T. Delbruck, and R. Douglas, Analog VLSI: Circuits and Principle. Cambridge, MA: The MIT Press, 2002.