Localized charge storage in nanocrystal memories: Feasibility of a multi-bit cell

European Solid-State Device Research Conference

Volumn , Issue , 2003, Pages 91-94

  Corso, D ^a   Crupi, I ^a   Ancarani, V ^b   Ammendola, G ^b   Molas, G ^c   Perniola, L ^c   Lombardo, S ^a   Gerardi, C ^b   De Salvo, B ^c  

^a CNR IMM   (Italy)

^b STMICROELECTRONICS   (Italy)

^c CEA LETI   (France)

Author keywords

[No Author keywords available]

Indexed keywords

LOCALIZED CHARGE; MULTI-BITS; NANOCRYSTAL MEMORY;

EID: 33846298147     PISSN: 19308876     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSDERC.2003.1256818     Document Type: Conference Paper

References (9)

1. B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, IEEE Electron Dev. Lett. 21, 543 (2000).
2. E. Lusky, Y. Shacham-Diamand, I. Bloom, B. Eitan, IEEE Electron Dev. Lett. 23, 556 (2002).
3. M. Rosmeulen, E. Sleeckx, K. De Meyer, IEDM 189 (2002).
4. B. Hradsky, R. Rao, R. F. Steimle, M. Sadd, S. Straub, R. Muralidhar, and B. White, NVSMW 99 (2003).
5. S. Lombardo, C. Gerardi, D. Corso, G. Ammendola, I. Crupi, and M. Melanotte, NVSMW 105 (2003).
6. R. Kazerounian, US Patent no. 5949711 (1999).
7. D. Fraboulet et al., ESSDERC 2002.
8. C. Gerardi, G. Ammendola, M. Melanotte, S. Lombardo, I. Crupi, E. Rimini, ESSDERC, 475 (2002).
9. C.T. Swift et al., Tech. Digest of IEDM 2002.