Designing safe, reliable systems using scade

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4313 LNCS, Issue , 2006, Pages 115-129

  Abdulla, Parosh Aziz ^a   Deneux, Johann ^a   Stålmarck, Gunnar ^b   Ågren, Herman ^b   Åkerlund, Ove ^b  

^a UPPSALA UNIVERSITY   (Sweden)

^b Prover Technology AB   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SYSTEM RECOVERY; FAULT TREE ANALYSIS; FORMAL LANGUAGES; MATHEMATICAL MODELS; SECURITY SYSTEMS; SYSTEMS ENGINEERING;

DATA FLOW LANGUAGES; FORMAL MODELS; RELIABLE SYSTEMS; SCADE DESIGN VERIFIERS;

SOFTWARE ENGINEERING;

EID: 33845926089     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11925040_8     Document Type: Conference Paper

References (22)

1. Gunnar Andersson, Per Bjesse, Byron Cook, and Ziyad Hanna. A proof engine approach to solving combinational design automation problems. In Proceedings of the 39th conference on Design automation, pages 725-730. ACM Press, 2002.
2. Gilles Audemard, Piergiorgio Bertoli, Alessandro Cimatti, Artur Kornilowicz, and Roberto Sebastiani. A SAT based approach for solving formulas over boolean and linear mathematical propositions. In Proceedings of the 18th International Conference on Automated Deduction, pages 195-210. Springer-Verlag, 2002.
3. M. Ben-Ari, A. Pnueli, and Z. Manna. The temporal logic of branching time. Acta Informatica, 20:207-226, 1983.
4. Pierre Bieber, Charles Castel, and Christel Seguin. Combination of fault tree analysis and model-checking for safety assessment of complex system. In Proceedings of the fourth European Dependable Computing Conference (EDCC-4), Toulouse. Springer Verlag, October 2002.
5. Marco Bozzano and Adolfo Villafiorita. Improving system reliability via model checking: The FSAP/NuSMV-SA safety analysis platform. In Proceedings of the 22nd International Conference on Computer Safety, Reliability and Security [SAFECOMP 2003], September 2003.
6. R.E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Trans. on Computers, C-35(8):677-691, Aug. 1986.
7. P. Caspi, D. Pilaud, N. Halbwachs, and J.Plaice. Lustre: a declarative language for programming synchronous systems. In 14th ACM Symposium on Principles of Programming Languages, Munchen, January 1987.
8. Alessandro Cimatti et al. NuSMV2: an opensource tool for symbolic model checking. In Ed Brinksma and Kim Guldstrand Larsen, editors, Computer Aided Verification, volume 2404 of Lecture Notes in Computer Science, pages 359-364. Springer-Verlag, July 27-31 2002.
9. Edmund M. Clarke, Armin Biere, Richard Raimi, and Yunshan Zhu. Bounded model checking using satisfiability solving. Formal Methods in System Design, 19(1):7-34, 2001.
10. E.M. Clarke, E.A. Emerson, and A.P. Sistla. Automatic verification of finite-state concurrent systems using temporal logic specification. ACM Trans. on Programming Languages and Systems, 8(2):244-263, April 1986.
11. Martin Davis, George Logemann, and Donald Loveland. A machine program for theorem-proving. Commun. ACM, 5(7):394-397, 1962.
12. Yves Dutuit and Antoine Rauzy. Exact and truncated computations of prime implicants of coherent and non-coherent fault trees within Aralia. Reliability Engineering and System Safety, 1997.
13. Alain Griffault, Sylvain Lajeunesse, Gerald Point, Antoine Rauzy, Jean Pierre Signoret, and Philippe Thomas. The AltaRica language. In Proceedings of the International Conference on Safety and Reliability, ESREL '98. Balkema Publishers, June 20-24 1998.
14. G.J. Holzmann. The model checker SPIN. IEEE Trans. on Software Engineering, SE-23(5):279-295, May 1997.
15. K.L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, 1993.
16. Y. Papadopoulos and M. Maruhn. Model-based synthesis of fault trees from Matlab-Simulink models. In Proc. International Conference on Dependable Systems and Networks, 2001, pages 77-82, 2001.
17. th Annual Symp. Foundations of Computer Science, pages 46-57. IEEE, 31 October-2 November 1977.
18. K. Ravi and F. Somenzi. Minimal assignments for bounded model checking. In Tools and Algorithms for the Construction and Analysis of Systems: 10th International Conference. Springer-Verlag Heidelberg, April 2004.
19. M. Sheeran, S. Singh, and G. Stålmarck. Checking safety properties using induction and a SAT-solver. In Int. Conf. on Formal Methods in Computer-Aided Design, volume 1954, 2000.
20. Mary Sheeran and Gunnar Stålmarck. A tutorial on Stålmarck's proof procedure for propositional logic. In G. Gopalakrishnan and P. Windley, editors, Proceedings 2nd Intl. Conf. on Formal Methods in Computer-Aided Design, FMCAD'98, Palo Alto, CA, USA, 4-6 Nov 1998, volume 1522, pages 82-99, Berlin, 1998. Springer-Verlag.
21. Esterel Technologies. Scade suite do-178b qualified code generator. http://www.esterel-technologies.com/products/scade-suite/do-178b-code- generation.html.
22. W. E. Vesely, F. F. Goldberg, N. H. Roberts, and D. F. Haasl. Fault Tree Handbook. U. S. Nuclear Regulatory Commission, NUREG-0492, Washington DC, 1981.