Slackened memory dependence enforcement: Combining opportunistic forwarding with decoupled verification

Proceedings - International Symposium on Computer Architecture

Volumn 2006, Issue , 2006, Pages 142-153

  Garg, Alok ^a   Rashid, M Wasiur ^a   Huang, Michael ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DECOUPLED VERIFICATION; HIGH FREQUENCY DESIGNS; SCALABILITY PROBLEMS; SLACKENED MEMORY DEPENDENCE ENFORCEMENT;

BUFFER STORAGE; COMPUTER AIDED DESIGN; NATURAL FREQUENCIES; PROBLEM SOLVING; REAL TIME SYSTEMS;

PROGRAM PROCESSORS;

EID: 33845879853     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2006.36     Document Type: Conference Paper

References (25)

1. H. Akkary, R. Rajwar, and S. Srinivasan. Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors. In International Symposium on Microarchitecture, pages 423-434, San Diego, California, December 2003.
2. T. Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In International Symposium on Microarchitecture, pages 196-207, Haifa, Israel, November 1999.
3. L. Baugh and C. Zilles. Decomposing the Load-Store Queue by Function for Power Reduction and Scalability. In Watson Conference on Interaction between Architecture, Circuits, and Compilers, Yorktown Heights, New York, October 2004.
4. D. Boggs, A. Baktha, J. Hawkins, D. Marr, J. Miller, P. Roussel, R. Singhal, B. Toll, and K. Venkatraman. The Microarchitecture of the Intel™Pentium™4 Processor on 90nm Technology. Intel Technology Journal, 8(1): 1-17, February 2004.
5. D. Burger and T. Austin. The SimpleScalar Tool Set, Version 2.0. Technical report 1342, Computer Sciences Department, University of Wisconsin-Madison, June 1997.
6. H. Cain and M. Lipasti. Memory Ordering: A Value-based Approach. In International Symposium on Computer Architecture, pages 90101, Munich, Germany, June 2004.
7. Compaq Computer Corporation. Alpha 21264/EV6 Microprocessor Hardware Reference Manual, September 2000. Order number: DS0027B-TE.
8. A. Gandhi, H. Akkary, R. Rajwar, S. Srinivasan, and K. Lai. Scalable Load and Store Processing in Latency Tolerant Processors. In International Symposium on Computer Architecture, Madison, Wisconsin, June 2005.
9. A. Garg, M. Rashid, and M. Huang. Implementation Issues of Slackened Memory Dependence Enforcement. Technical report, Electrical & Computer Engineering Department, University of Rochester, March 2006.
10. K. Gharachorloo, A. Gupta, and J. Hennessy. Two Techniques to Enhance the Performance of Memory Consistency Models. In Conference on Parallel Processing, pages 1355-1364, St. Charles, Illinois, August 1991.
11. R. Huang, A. Garg, and M. Huang. Software-Hardware Cooperative Memory Disambiguation. In International Symposium on High-Performance Computer Architecture, pages 248-257, Austin, Texas, February 2006.
12. R. Kessler. The Alpha 21264 Microprocessor. IEEE Micro, 9(2):24-36, March 1999.
13. I. Kim and M. Lipasti. Understanding Scheduling Replay Schemes. In International Symposium on High-Performance Computer Architecture, pages 198-209, Madrid, Spain, February 2004.
14. A. Moshovos, S. Breach, T. Vijaykumar, and G. Sohi. Dynamic Speculation and Synchronization of Data Dependences. In International Symposium on Computer Architecture, pages 181-193, Denver Colorado, June 1997.
15. A. Moshovos and G. Sohi. Streamlining Inter-operation Memory Communication via Data Dependence Prediction. In International Symposium on Microarchitecture, pages 235-245, Research Triangle Park, North Carolina, December 1997.
16. I. Park, C. Ooi, and T. Vijaykumar. Reducing Design Complexity of the Load/Store Queue. In International Symposium on Microarchitecture, pages 411-422, San Diego, California, December 2003.
17. A. Roth. A High-Bandwidth Load-Store Unit for Single- and Multi-Threaded Processors. Technical Report (CIS), Development of Computer and Information Science, University of Pennsylvania, September 2004.
18. A. Roth. Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization. In International Symposium on Computer Architecture, Madison, Wisconsin, June 2005.
19. S. Sethumadhavan, R. Desikan, D. Burger, C. Moore, and S. Keckler. Scalable Hardware Memory Disambiguation for High ILP Processors. In International Symposium on Microarchitecture, pages 399-410, San Diego, California, December 2003.
20. T. Sha, M. Martin, and A. Roth. Scalable Store-Load Forwarding via Store Queue Index Prediction. In International Symposium on Microarchitecture, Barcelona, Spain, December 2005.
21. S. Stone, K. Woley, and M. Frank. Address-Indexed Memory Disambiguation and Store-to-Load Forwarding. In International Symposium on Microarchitecture, Barcelona, Spain, December 2005.
22. K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream Processors: Improving both Performance and Fault Tolerance. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 257-268, Cambridge, Massachusetts, November 2000.
23. J. Tendler, J. Dodson, J. Fields, H. Le, and B. Sinharoy. POWER4 System Microarchitecture. IBM Journal of Research and Development, 46(1):5-25, January 2002.
24. E. Torres, P. Ibanez, V. Vinals, and J. Llaberia. Store Buffer Design in First-Level Multibanked Data Caches. In International Symposium on Computer Architecture, Madison, Wisconsin, June 2005.
25. J. Tseng and K. Asanovic. Banked Multiported Register Files for High-Frequency Superscalar Microprocessors. In International Symposium on Computer Architecture, pages 62-71, San Diego, California, June 2003.