A Low-Voltage 3 mW 10-bit 4MS/s pipeline ADC in digital CMOS for sensor interfacing

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 4074-4077

  Vaz, B ^a   Goes, J ^a,b   Piloto, R ^a   Neto, J ^a   Monteiro, R ^a   Paulino, N ^a,b  

^a UNINOVA   (Portugal)

^b Faculdade de Economia   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; DIGITAL CMOS; LOW-POWER DESIGN; LOW-VOLTAGE; NYQUIST; PIPELINE ADC; POWER SUPPLY; SIMULATED RESULTS;

CMOS INTEGRATED CIRCUITS; PIPELINES; SENSORS;

MULTICARRIER MODULATION;

EID: 33845733892     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465526     Document Type: Conference Paper

References (13)

1. International Technology Roadmap for Semiconductors, Semiconductor Industry Association, 1999.
2. Frank Goodenough, "Analog technology of All Varieties Dominate ISSCC", Electronic Design, No. 19, pp. 96-111, February 1996.
3. D. Miyazaki, M. Furuta and S. Kawahito, "A 16mW 30Msample/s 10b pipelined A/D converter using pseudodifferential architecture", Proc. IEEE International Solid-State Circuits Conference, Vol. 1, pp. 174-458, February 2002.
4. W. Yang, D. Kelly, I. Mehr, M. Sayuk and L. Singer, "A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input", IEEE Journal of Solid-State Circuits, vol. 36, No. 12, pp. 1931-1936, December 2001.
5. B. Min, P. Kim, F. Bowman, et. al., "A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC", IEEE Journal of Solid-State Circuits, Vol. 38, No. 12, pp. 2031-2039, December 2003.
6. M. Waltari and K. Halonen, "1-V 9-bit pipelined switchedopamp ADC", IEEE Journal of Solid-State Circuits, vol. 36, pp. 129-134, January 2001.
7. D. Chang, L. Wu and U. Moon, "Low-voltage pipelined ADC using opamp-reset switching technique", Proc. IEEE Custom Integrated Circuits Conference, pp. 461-464, 2002.
8. A. Abo and P. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter", IEEE Journal of Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
9. B. Vaz, N. Paulino, J. Goes, et. al., "Design of low-voltage CMOS pipelined ADC's using 1 pico-joule of energy per conversion", IEEE International Symposium on Circuits and Systems, No. 1, pp. 921-924, May 2002.
10. P. Amaral, J. Goes, N. Paulino and A. S.-Garção, "An improved low-voltage low-power CMOS comparator to be used in high-speed pipeline ADCs", Proc. IEEE International Symposium on Circuits and Systems, No. 5, pp. 141-144, May 2002.
11. K. Nagaraj, et. al., "An 8-bit 50+ Msamples/s pipelined A/D converter with an area and power efficient architecture", Proc. IEEE Custom Integrated Circuits Conference, pp. 423-426, 1996.
12. V. Cheung, H. Luong and W. Ki, "A 1-V CMOS switchedopamp switched-capacitor pseudo-2-path filter", IEEE Journal of Solid-State Circuits, pp. 14-22, January 2001.
13. B. Vaz, J. Goes, N. Paulino, "A 1.5-V 10-b 50 MS/s Time-Interleaved Switched-Opamp Pipeline CMOS ADC with High Energy Efficiency", Proc. 2004 Symposium on VLSI Circuits, pp. 432-435, June 2004.