Demonstration of latency reduction in ultra-short distance interconnections using optical fanout

IEEE Journal on Selected Topics in Quantum Electronics

Volumn 12, Issue 6, 2006, Pages 1664-1670

  Pappu, Anand M ^a,b   Apsel, Alyssa B ^a,b  

^a IEEE   (United States)

^b Cornell University ^*  (United States)

Author keywords

Interconnects; Optoelectronics; Short distance optoelectronic links; Silicon micro photonics

Indexed keywords

BROADCAST ARCHITECTURES; SHORT-DISTANCE OPTOELECTRONIC LINKS; SILICON MICRO-PHOTONICS;

ELECTRIC PROPERTIES; INTEGRATED OPTICS; OPTICAL FIBERS; OPTOELECTRONIC DEVICES; PHOTONS; VLSI CIRCUITS;

OPTICAL INTERCONNECTS;

EID: 33845649728     PISSN: 1077260X     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSTQE.2006.884414     Document Type: Article

References (18)

1. J. Trezza, H. Hamster, J. Iamartino, H. Bagheri, and C. DeCusatis, "Parallel optical interconnects for enterprise class server clusters: Needs and technology solutions," IEEE Commun. Mag., vol. 41, no. 2, pp. S36-S41, Feb. 1903.
2. Y. Liu, "Heterogeneous integration of OE arrays with Si electronics and microoptics," IEEE Trans. Adv. Packag., vol. 25, no. 1, pp. 43-49, Feb. 1902.
3. G. I. Yayla, P. J. Marchand, and S. C. Esener, "Speed andenergy analysis of digital interconnections: Comparison of on-chip, off-chip, and free-space technologies," Appl. Opt., vol. 37, pp. 195-227, Jan. 1998.
4. A. F. J. Levi, "Optical interconnects in systems," Proc. IEEE, vol. 88, no. 6, pp. 750-757, Jun. 1900.
5. J. H. Collet, F. Caignet, F. Sellaye, and D. Litaize, "Performance constraints for on-chip optical interconnects," IEEE J. Sel. Topics Quantum Electron., vol. 9, no. 2, pp. 425-432, Mar./Apr. 1903.
6. A. M. Pappu and A. B. Apsel, "Analysis of intra-chip electrical and optical fanout," Appl. Opt., vol. 44, pp. 6361-6372, Oct. 1905.
7. L. Codrescu, S. Nugent, J. Meindl, and D. S. Wills, "Modeling technology impact on cluster microprocessor performance," IEEE Trans. Very Large Scale Integr. Syst., vol. 11, no. 5, pp. 909-919, Oct. 1903.
8. K. I. Farkas, P. Chow, N. P. Jouppi, and Z. Vranesic, "The multicluster architecture: Reducing cycle time through partitioning," in Proc. IEEE/ACM Int. Symp. Microarchit., Research Triangle Park, NC, Dec. 1997, pp. 149-159.
9. A. M. Pappu and A. B. Apsel, "Electrical isolation and fan-out in intra-chip optical interconnects," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'04), Vancouver, BC, Canada, May 1904, pp. 533-536.
10. A. J. Martin, M. Nystrom, and P. Penzes, "Et2: A metric for time and energy efficiency of computation," California Inst. Technol., Pasadena, CA, Tech. Rep. CaltechCSTR:1901.007, 1901.
11. I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits. San Fransisco, CA: Morgan Kauffman, 1999.
12. R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," Proc. IEEE, vol. 89, no. 4, pp. 490-504, Apr. 1901.
13. V. R. Almeida, R. R. Panepucci, and M. Lipson, "Nanotaper for compact mode conversion," Opt. Lett., vol. 28, pp. 1302-1304, Aug. 1903.
14. S. Atsushi, "Low-loss ultra-small branches in si photonic wire waveguides," IEICE Trans. Electron., vol. E85-C, pp. 1033-1038, Apr. 1902.
15. H.-E. Shin, Y.-G. Zoo, and Y.-H. Lee, "Ultralow threshold current 780 nm vertical-cavity surface-emitting lasers with oxide current aperture," in Proc. Pacific RIM Conf. Lasers Electroopt. (CLEO), Seoul, Korea, 1996, pp. 198-198.
16. B. Madhavan and A. F. J. Levi, "Low-power 2.5 gbit/s vcsel driver in 0.5 um cmos technologies," Electron. Lett., vol. 34, pp. 178-179, Jan. 1998.
17. V. M. Hietala, K. L. Lear, M. G. Armendariz, C. P. Tigges, H. Q. Hou, and J. C. Zolper, "Electrical characterization and application of very high speed vcsels," in IEEE MTT-S Int. Microw. Symp. Dig., Denver, CO, 1997, pp. 355-358.
18. Y. H. Chang et al., "High-speed (> 10 gbps) 850 nm oxide-confined vertical cavity surface emitting lasers (VCSELS) with a planar process and reduced parasitic capacitance," Semicond. Sci. Technol., vol. 19, no. 7, pp. L74-L77, Jul. 1904.