A sampling switch design procedure for active matrix liquid crystal displays

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E89-A, Issue 12, 2006, Pages 3538-3545

  Takahashi, Shingo ^a   Tsukiyama, Shuji ^a   Hashimoto, Masanori ^b   Shirakawa, Isao ^c  

^a CHUO UNIVERSITY   (Japan)

^b OSAKA UNIVERSITY   (Japan)

^c UNIVERSITY OF HYOGO   (Japan)

Author keywords

Active matrix LCD; CAD tool; Column driver; Sampling pulse; Sampling switch

Indexed keywords

ELECTRIC POTENTIAL; ELECTRIC POWER UTILIZATION; LUMINESCENCE; SWITCHES; WAVEFORM ANALYSIS;

ACTIVE MATRIX LCD; CAD TOOL; COLUMN DRIVER; SAMPLING PULSE; SAMPLING SWITCH;

LIQUID CRYSTAL DISPLAYS;

EID: 33845594703     PISSN: 09168508     EISSN: 17451337     Source Type: Journal    
DOI: 10.1093/ietfec/e89-a.12.3538     Document Type: Article

References (14)

1. E. Lueder, Liquid Crystal Displays, John Wiley & Sons, 2001.
2. J. Ohwada, M. Takabatake, Y.A. Ono, A. Mimura, K. Ono, and N. Konishi, "Peripheral circuit integrated PolySi TFT LCD with gray scale representation," IEEE Trans. Electron Devices, vol.36, no.9, pp.1923-1928, 1989.
3. J.H. Atherton, "Integrating electronics into active matrix liquid crystal displays," IEEE Conf. AMLCD, pp.58-65, 1995.
4. A.G. Lewis, D.D. Lee, and R.H. Bruce, "Polysilicon TFT circuit design and performance," IEEE J. Solid-State Circuits, vol.27, no.12, pp.1833-1842, 1992.
5. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill College, 1999.
6. A.K. Ong, V.I. Prodanov, and M. Tarsia, "A method for reducing the variation in "On" resistance of a MOS sampling switch," IEEE Conf. ISCAS, vol.5, pp.437-440, 2000.
7. J.H. Shieh, M. Patil, and A.J. Sheu, "Measurement and analysis of charge injection in MOS analog switches," IEEE J. Solid-State Circuits, vol.SC-22, no.2, pp.277-281, 1987.
8. G. Wegmann, E.A. Vittoz, and A. Rahali, "Charge injection in analog MOS switches," ibid, vol.SC-22, no.6, pp.1091-1097, 1987.
9. C. Eichenberger and W. Guggenbuhl, "On charge injection in analog MOS switches and dummy switch compensation techniques," IEEE Trans. Circuits Syst., vol.37, no.2, pp.256-264, 1990.
10. W. Xu and E.G. Friedman, "A CMOS miller hold capacitance sample-and-hold circuit to reduce charge sharing effect and clock feedthrough," IEEE Conf. ASIC/SOC, pp.92-96, 2002.
11. K. Leelavattananon, J.B. Hughes, and C. Toumazou, "Very low charge injection switched-current memory cell," IEEE Conf. ISCAS, vol.1, pp.531-534, 1998.
12. F. Yuan and A. Opal, "Computer methods for switched circuits," IEEE Trans. Circuits Syst., vol.50, no.8, pp.1013-1024, 2003.
13. T. Ijichi, M. Hashimoto, S. Takahashi, S. Tsukiyama, and I. Shirakawa, "Transistor sizing for LCD driver circuit under constraint of charged pixel voltage," IEICE Technical Report, VLD2005-131, pp.55-60, March 2006.
14. Smart SPICE, http://www.silvaco.com/products/circuit_simulation/ smartspice.html/