Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures

Proceedings of the International Conference on Dependable Systems and Networks

Volumn 2006, Issue , 2006, Pages 73-82

  Meixner, Albert ^a   Sorin, Daniel J ^b  

^a Duke University   (United States)

^b Duke University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC VERIFICATION OF MEMORY CONSISTENCY (DVMC); MEMORY CONSISTENCY MODELS; MEMORY SYSTEMS; MULTITHREADED SERVERS;

CACHE MEMORY; COMPUTER NETWORKS; COMPUTER SIMULATION; DATABASE SYSTEMS; ERROR DETECTION; MATHEMATICAL MODELS;

COMPUTER ARCHITECTURE;

EID: 33845567239     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2006.29     Document Type: Conference Paper

References (28)

1. S. V. Adve and K. Gharachorloo. Shared Memory Consistency Models: A Tutorial. IEEE Computer, 29(12):66-76, Dec. 1996.
2. A. R. Alameldeen et al. Simulating a S2M Commercial Server on a $2K PC. IEEE Computer, 36(2):50-57, Feb. 2003.
3. T. M. Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In Proc. of the 32nd Annual IEEE/ACM Int'l Symposium on Microarchitecture, pages 196-207, Nov. 1999.
4. H. W. Cain and M. H. Lipasti. Verifying Sequential Consistency Using Vector Clocks. In Revue in conjunction with Symposium on Parallel Algorithms and Architectures, Aug. 2002.
5. H. W. Cain and M. H. Lipasti. Memory Ordering: A Value-Based Approach. In Proc. of the 31st Annual Int'l Symposium on Computer Architecture, June 2004.
6. J. F. Cantin, M. H. Lipasti, and J. E. Smith. Dynamic Verification of Cache Coherence Protocols. In Workshop on Memory Performance Issues, June 2001.
7. S. Chatterjee, C. Weaver, and T. Austin. Efficient Checker Processor Design. In Proc. of the 33rd Annual IEEE/ACM Int'l Symposium on Microarchitecture, pages 87-97, Dec. 2000.
8. K. Gharachorloo, A. Gupta, and J. Hennessy. Two Techniques to Enhance the Performance of Memory Consistency Models. In Proc. of the Int'l Conf. on Parallel Processing, vol. I, pages 355-364, Aug. 1991.
9. K. Gharachorloo et al. Memory Consistency and Event Ordering in Scalable Shared-Memory. In Proc. of the 17th Annual Int'l Symposium on Computer Architecture, pages 15-26, May 1990.
10. P. B. Gibbons and E. Korach. Testing Shared Memories. SIAM Journal on Computing, 26(4):1208-1244, Aug. 1997.
11. M. D. Hill et al. A System-Level Specification Framework for I/O Architectures. In Proc. of the Eleventh ACM Symposium on Parallel Algorithms and Architectures, pages 138-147, June 1999.
12. L. Lamport. How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs. IEEE Trans. on Computers, C-28(9):690-691, Sept. 1979.
13. P. S. Magnusson et al. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, Feb. 2002.
14. M. M. Martin et al. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Computer Architecture News, 33(4):92-99, Sept. 2005.
15. C. J. Mauer, M. D. Hill, and D. A. Wood. Full System Timing-First Simulation. In Proc. of the 2002 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, pages 108-116, June 2002.
16. A. Meixner and D. J. Sorin. Dynamic Verification of Sequential Consistency. In Proc. of the 32nd Annual Int'l Symposium on Computer Architecture, pages 482-493, June 2005.
17. A. Meixner and D. J. Sorin. Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures. Tech. Report 2006-1, Dept. of Elec. and Comp. Engr., Duke Univ., Mar. 2006.
18. M. Plakal et al. Lamport Clocks: Verifying a Directory Cache-Coherence Protocol. In Proc. of the Tenth ACM Symposium on Parallel Algorithms and Architectures, pages 67-76, June 1998.
19. F. Pong and M. Dubois. Verification Techniques for Cache Coherence Protocols. ACM Computing Surveys, 29(1):82-126, Mar. 1997.
20. F. Pong and M. Dubois. Formal Automatic Verification of Cache Coherence in Multiprocessors with Relaxed Memory Models. IEEE Trans. on Parallel and Distributed Systems, 11(9):989-1006, Sept. 2000.
21. M. Prvulovic, Z. Zhang, and J. Torrellas. ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors. In Proc. of the 29th Annual Int'l Symposium on Computer Architecture, pages 111-122, May 2002.
22. R. Rajwar, A. Kägi, and J. R. Goodman. Improving the Throughput of Synchronization by Insertion of Delays. In Proc. of the Sixth IEEE Symposium on High-Performance Computer Architecture, pages 168-179, Jan. 2000.
23. E. Rotenberg. AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors. In Proc. of the 29th Int'l Symposium on Fault-Tolerant Computing Systems, pages 84-91, June 1999.
24. J. H. Saltzer, D. P. Reed, and D. D. Clark. End-to-End Arguments in Systems Design. ACM Trans. on Computer Systems, 2(4):277-288, Nov. 1984.
25. D. J. Sorin, M. D. Hill, and D. A. Wood. Dynamic Verification of System-Wide Multiprocessor Invariants. In Proc. of the Int'l Conference on Dependable Systems and Networks, pages 281-290, June 2003.
26. D. J. Sorin et al. SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery. In Proc. of the 29th Annual Int'l Symposium on Computer Architecture, pages 123-134, May 2002.
27. D. M. Tullsen et al. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In Proc. of the 23rd Annual Int'l Symposium on Computer Architecture, pages 191-202, May 1996.
28. D. L. Weaver and T. Germond, editors. SPARC Architecture Manual (Version 9). PTR Prentice Hall, 1994.