A study of the performance potential for dynamic instruction hints selection

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4186 LNCS, Issue , 2006, Pages 67-80

  Fu, Rao ^a   Lu, Jiwei ^b   Zhai, Antonia ^a   Hsu, Wei Chung ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER SCIENCE; OPTIMIZATION; PROGRAM COMPILERS;

DYNAMIC INSTRUCTION; MICRO-ARCHITECTURES; PROCESSOR ARCHITECTURES;

COMPUTER ARCHITECTURE;

EID: 33845208599     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11859802_7     Document Type: Conference Paper

References (22)

1. Alpha architecture handbook, Oct 1998.
2. K. Beyls and E. D'Hollander. Compile-time cache hint generationfor epic architectures. In EPIC-2, Nov 2002.
3. K. Beyls and E. H. D'Hollander. Generating cache hints for improved program efficiency. J. Syst. Archit, 51(4):223-250, 2005.
4. C. K. Luk et al. Ispike: a post-link optimizer for the intel®itanium®architecture. In CGO 2004, pages 15-26, 2004.
5. H. Yang et al. Compiler-assisted cache replacement: Problem formulation and performance evaluation. Lecture Notes in Computer Science, 2958:77-92, 2004.
6. J. Lu et al. Design and implementation of a lightweight dynamic optimization system. JLPT, 6(1), 2004.
7. J. Lu et al. Dynamic helper threaded prefetching on the sun ultrasparc cmp processor. In MICRO '05, pages 93-104, 2005.
8. J. M. Tendier et al. Power4 system microarchitecture, Oct 2001.
9. Y. Song et al. Design and implementation of a compiler framework for helper threading on multi-core processors. In PACT '05, pages 99-109, 2005.
10. Z. Want et al. Using the compiler to improve cache replacement decisions. In PACT '02, pages 199-208, 2002.
11. Hewlett-Packard Company. PA-RISC 1.1 Architecture and Instruction Set Reference Manual, 3rd edition, Feb 1994.
12. IBM. PowerPC User Instruction Set Architecture, Sep 2003.
13. Intel Corp. Intel®Itanium®2 Processor Reference Manual for Software Development and Optimization, May 2004.
14. Intel Corp. Intel®IA-64 Architecture Software Developer's Manual, Jan 2006.
15. Gerry Kane. PA-RISC 2.0 Architecture. Prentice Hall, 1995.
16. G. et al. Kurpanek. Pa7200: a pa-rise processor with integrated high performance mp bus interface. In Compcon Spring '94, Digest of Papers, pages 375-382, 1994.
17. R. Lee and J. Huck. 64-bit and multimedia extensions in the pa-rise 2.0 architecture. In Compcon '96, pages 152-160, Feb 1996.
18. SPARC International, Inc. The SPARC Architecture Manual Version 9, 1994.
19. Standard Performance Evaluation Corp., http://www.spec.org/cpu2000.
20. Sun Microsystems Inc. UltraSPARC®III Processor User's Manual, Jan 2004.
21. Sun Microsystems Inc. .UltraSPARC®IV+ Processor User's Manual Supplement, Oct 2005.
22. Sun Studio Compilers and Tools, http://developers.sun.com/prodtech/cc/- index.jsp.