On Idlow with emphasis on speculative SPICE modeling

2006 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2006 Technical Proceedings

Volumn 3, Issue , 2006, Pages 831-834

  Chen, Qiang ^a   Wu, Zhi Yuan ^a   Icel, Ali B ^a   Goo, Jung Suk ^a   Krishnan, Srinath ^a   Thuruthiyil, Ciby ^a   Subba, Niraj ^a   Suryagandh, Sushant ^a   An, Judy X ^a   Ly, Tran ^a   Radwin, Martin ^a   Yonemura, James ^a   Assad, Farzin ^a  

^a ADVANCED MICRO DEVICES   (United States)

Author keywords

Alpha power law model; Compact model; Idlow; SPICE

Indexed keywords

DATA ACQUISITION; ELECTRIC CURRENTS; ELECTRIC INSULATORS; SEMICONDUCTOR INSULATOR BOUNDARIES; SILICON; THRESHOLD VOLTAGE; VANADIUM;

ALPHA POWER LAW MODELS; COMPACT MODELS; IDLOW;

MOSFET DEVICES;

EID: 33845186855     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. M. H. Na, E. J. Nowak, W. Haensch, and J. Cai, "The effective drive current in CMOS inverters," Proc. IEEE IEDM, 2002, pp. 121-124.
2. T. Sukurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE Journal of Solid-State Circuits, vol.25, no.2, pp. 584-594, Apr. 1990.
3. K. A. Bowman, B. L. Austin, J. C. Eble, Xinghai Tang, and J. D. Meindl, "A physical alpha-power law MOSFET model," IEEE Journal of Solid-State Circuits, vol.34, no.10, pp.1410-1414, Oct. 1999.
4. T. Sakurai, "Alpha power-law MOS model," IEEE Solid-State Circuits Society Newsletter, vol.9, no.4, pp.4-5, Oct. 2004.
5. K. Bernstein and N. J. Rohrer, "SOI circuit design concepts," Kluwer Academic Publishers, 2000.
6. BSIMPD User's Manual, University of California, Berkeley.
7. K. A. Jenkins and J. Y.-C. Sun, "Measurement of I-V curves of silicon-on-insulator (SOI) MOSFET's without self-heating," IEEE Electron Device Letters, vol.16, no.4, pp.145-147, Apr. 1995.
8. nd edition, New York: John Wiley & Sons Inc., 1981, p.47.
9. M. Horstmann, et al., "Integration and optimization of embedded-SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologies," Proc. IEEE IEDM, 2005, pp.243-246.