Run-time exchange of mechatronic controllers using partial hardware reconfiguration

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 272-281

  Danne, Klaus ^a   Bobda, Christophe ^a   Kalte, Heiko ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; CONTROLLERS; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE;

ACTIVE CONTROLLER; CONTROLLER MODULES; EXTERNAL MEMORY; MULTI CONTROLLER SYSTEMS; PARTIAL RUN-TIME RECONFIGURATION; RESOURCE EFFICIENCIES; RUNTIMES;

RECONFIGURABLE HARDWARE;

EID: 33751533510     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_27     Document Type: Article

References (16)

1. XILINX ISE 5 Software Manuals - FPGA Editor, 2002.
2. XILINX Virtex Data Sheet, DS003(1-4), 2002.
3. K. Bazargan, R. Kastner, and M. Sarrafzadeh. Fast template placement for reconfigurable computing systems. IEEE Design and Test of Computers, Mar. 2000.
4. M. Bednara, K. Danne, M. Deppe, O. Oberschelp, F. Slomka, and J. Teich. Design and implementation of digital linear control systems on reconfigurable hardware. EURASIP Journal on Applied Signal Processing, 2003.
5. C. Bobda. IP based synthesis of reconfigurables systems. In Tenth ACM International Symposium on Field Programmable Gate Arrays (FPGA 02), page 248, Monterey, California, 2002. ACM/SIGDA.
6. C. Bobda. Temporal partitioning and sequencing of dataflow graphs on reconfigurable systems. In International IFIP TC10 Stream on Distributed and Parallel Embedded Systems (DIPES 2002), pages 185-194, Montreal, Canada, 2002. IFIP.
7. K. Danne. Implementierung digitaler regelungen in hardware. Bachelor's thesis, University of Paderborn, 2000.
8. Johanson and Murray-Smith. The operating regime approach to nonlinear modelling and control. Multiple Model Approaches to Modelling and Control, 42, 1997.
9. H. Kalte, M. Porrmann, and U. Rückert. A prototyping platform for dynamically reconfigurable system on chip designs. In Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC). Hindawi, 2002.
10. R. Kasper and T. Reinemann. Gate level implementation of high speed controllers and filters for mechatronic systems. Mechatronic Workshop, 2000.
11. D. Lim and M. Peattie. Xilinx Application Note XAPP290: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations, May 2002.
12. A. Morse. Control using logic-based switching. Trends in Control, Springer, London, 1995.
13. Narendra and Balakrishnan. Adaptive control using multiple models: Switching and tuning. Yale Workshop on Adaptive and Learning Systems, 1994.
14. J. Teich, S. Fekete, and J. Schepers. Optimization of dynamic hardware reconfigurations. The J. of Supercomputing, 19(1):57-75, May 2000.
15. A. van Breemen and T. de Vries. An agent-based framework for designing multi-controller systems. Proc. of the Fifth International Conference on The Practical Applications of Intelligent Agents and Multi-Agent Technology, pp. 219-235, Manchester, U.K, Apr. 2000.
16. www.xilinx.com/products/software/jbits.