Complementary use of runtime validation and model checking

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 1052-1059

  Bayazit, Ali Alphan ^a   Malik, Sharad ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP SCALE PACKAGES; COMPUTATIONAL COMPLEXITY; COMPUTER SELECTION AND EVALUATION; COMPUTER VIRUSES; MATHEMATICAL MODELS; NETWORK PROTOCOLS; PROBLEM SOLVING;

CACHE COHERENCE SYSTEMS; HARDWARE DESIGNS; MODEL CHECKING; RUNTIME VALIDATION;

COMPUTER AIDED DESIGN;

EID: 33751406976     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560217     Document Type: Conference Paper

References (14)

1. H. Foster, A. Krolnik, and D. Lacey, Assertion Based Design. Kluwer Academic Publishers, 2003.
2. C. Kern and M. R. Greenstreet, "Formal verification in hardware design: a survey," ACM Trans. Des. Autom. Electron. Syst., vol. 4, no. 2, pp. 123-193, 1999.
3. 20 states and beyond," Inf. Comput., vol. 98, no. 2, pp. 142-170, 1992.
4. S. Berezin, S. V. A. Campos, and E. M. Clarke, "Compositional reasoning in model checking," in COMPOS'97: Revised Lectures from the International Symposium on Compositionality: The Significant Difference. London, UK: Springer-Verlag, 1998, pp. 81-102.
5. K.L. McMillan and J. Schwalbe, "Formal verification of the Encore Gigamax cache consistency protocol," in Proceedings of the International Symposium on Shared Memory Multiprocessors, (sponsored by Information Processing Society, Tokyo, Japan), 1991, pp. 242-251.
6. Z. Manna and A. Pnueli, The temporal logic of reactive and concurrent systems. New York, NY, USA: Springer-Verlag New York, Inc., 1992.
7. A. Gupta, A. A. Bayazit, and Y. Mahajan, "Verification languages." in The Industrial Information Technology Handbook, R. Zurawski, Ed. CRC Press, 2005, pp. 1-18.
8. A. Cimatti, E. Clarke, E. Giunchiglia, F. Giunchiglia, M. Pistore, M. Roveri, R. Sebastiani, and A. Tacchella, "NuSMV 2: An OpenSource tool for symbolic model checking," Lecture Notes in Computer Science, vol. 2404, pp. 359-364, 2002.
9. D. Siewiorek and R. Swarz, The Theory and Practice of Reliable System Design. Digital Press, 1982.
10. N. S. Bowen and D. K. Pradhan, "Processor and memory-based checkpoint and rollback recovery," Computer, vol. 26, no. 2, pp. 22-31, 1993.
11. T. M. Austin, "DIVA: A reliable substrate for deep submicron microarchitecture design," in MICRO 32: Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture. Washington, DC, USA: IEEE Computer Society, 1999, pp. 196-207.
12. J. F. Cantin, M. H. Lipasti, and J. E. Smith, "Dynamic verification of cache coherence protocols," in ISCA Workshop on Memory Performance Issues, June 1997.
13. Y. Abarbanel, I. Beer, L. Glushovsky, S. Keidar, and Y. Wolfsthal, "Focs: Automatic generation of simulation checkers from formal specifications," in CAV '00: Proceedings of the 12th International Conference on Computer Aided Verification. London, UK: Springer-Verlag, 2000, pp. 538-542.
14. J. A. Nacif, F. M. de Paula, H. Foster, C. J. N. Coelho Jr., F. C. Sica, D. C. da Silva Jr., and A. O. Fernandes, "An assertion library for on-chip white-box verification at run-time," in Proceedings of the 4th IEEE Latin-American Test Workshop (LATW'03), Natal, RN, Brazil, February 2003.