A novel bottom-left packing genetic algorithm for analog module placement

Advances in Radio Science

Volumn 1, Issue , 2003, Pages 191-196

  Zhang, L ^a   Kleine, U ^a  

^a OTTO VON GUERICKE UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHM PARAMETERS; ANALOG INTEGRATED CIRCUIT; BETTER PERFORMANCE; BIN PACKING PROBLEM; CONFIGURATION SPACE; FRACTIONAL FACTORIAL EXPERIMENTS; NOVEL GENETIC ALGORITHM; POTENTIAL PROBLEMS;

COST FUNCTIONS; LINEAR INTEGRATED CIRCUITS; SIMULATED ANNEALING;

GENETIC ALGORITHMS;

EID: 33751383046     PISSN: 16849965     EISSN: 16849973     Source Type: Journal    
DOI: 10.5194/ars-1-191-2003     Document Type: Article

References (12)

1. Wang, M., Yang, X., and Sarrafzadeh, M.: Dragon2000: Fast Standard-cell Placement for Large Circuits, Proc. of the IEEE International Conference on Computer-Aided Design (ICCAD), pp 260-263, November 2000. (Pubitemid 32188449)
2. Zhang, L., Kleine, U., Roewer, F., Rudolph, T., and Wolf, M.: A Novel Design Tool for Analog Integrated Circuits, Proc. of the First Joint Symposium on Opto-& Microelectronic Device and Circuits, pp.146-149, April 2000.
3. Su, L., Buntine, W., Newton, A. R., and Peters, B. S.: Learning as Applied to Stochastic Optimization for Standard Cell Placement, IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, 20, 4, pp. 1499-1513, April 2001.
4. Varanelli, J. M. and Cohoon, J. P.: A two-stage simulated annealing methodology, Proc. the Fifth Great Lakes Symposium on VLSI, pp. 50-53, 1995.
5. Cohn, J. M., Garrod, D. J., Rutenbar, R. A., and Carley, L. R.: Analog Device-leve Layout Automation, Boston, Kluwer Academic Publishers, 1994.
6. van der Plas, G., Debyser, G., Leyn, F., Lampaert, K., Vandenbussche, J., Gielen, G., Sansen, W., Veselinovic, P., and Leenaerts, D.: AMGIE-A Synthesis Environement for CMOS Analog Integrated Circuits, IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, 20, 9, pp. 1037-1058, Sept. 2001. (Pubitemid 32945717)
7. Shahookar, K. and Mazumder, P.: A Genetic Approach to Standard Cell Placement Using Meta-Genetic Parameter Optimization", IEEE Trans. Computer-Aided Design, 9, 5, pp. 500-511, May 1990. (Pubitemid 20724379)
8. Esbensen, H. and Mazumder, P.: SAGA: A Unification of the Genetic Algorithm with Simulated Annealing and Its Application to Macro-Cell Placement, Proc. of The 7th International Conference on VLSI Design, pp. 211-214, 1994.
9. Kroeger, B., Schwenderling, P., and Vornberger, O.: Genetic Packing of Rectangles on Transputers , Transputing 91, 2, IOS Press, 1991.
10. Wolf, M., Kleine, U., and Schafer, F.: A Novel Design Assistant for Analog Circuits, Proc. Asia and South Pacific Design Automation Conference, pp. 495-500, Feb. 1998.
11. Sait, S. M. and Youssef, H.: VLSI Physical Design Automation (Theory and Practice), McGraw-Hill, 1995.
12. Park, S. H.: Robust Design and Analysis for Quality Engineering, Chapman & Hall, London, 1996