Accelerating private-key cryptography via multithreading on symmetric multiprocessors

2003 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2003

Volumn , Issue , 2003, Pages 58-69

  Dongara, P ^a   Vijaykumar, T N ^a  

^a Purdue University   (United States)

Author keywords

Acceleration; High performance computing; Information security; Microprocessors; Modems; Multithreading; Parallel processing; Public key; Public key cryptography; System performance

Indexed keywords

ACCELERATION; BLOCKCHAIN; MICROPROCESSOR CHIPS; MODEMS; PARALLEL PROCESSING SYSTEMS; PUBLIC KEY CRYPTOGRAPHY; SECURITY OF DATA; SHAPE MEMORY EFFECT; WIND TUNNELS;

HIGH PERFORMANCE COMPUTING; MULTI-THREADING; PARALLEL PROCESSING; PUBLIC KEYS; SYSTEM PERFORMANCE;

MULTITASKING;

EID: 33751071727     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2003.1190233     Document Type: Conference Paper

References (32)

1. M. Arlitt and C. Williamson. Web server workload characterization: The search for invariants. In Proceedings of the ACM SIGMETRICS '96 Conference, Apr. 1996.
2. R. Atkinson. Security architecture for the internet protocol. In IETF Draft Architecture ipsec-arch-sec00, pages 178-189, 1996.
3. B. Schneier et al. Twofish: A 128-Bit Block Cipher. http://csrc.nist.gov/encryption/aes/round2/AESAlgs/Twofish, 1998.
4. T, Blum and C. Paar. Montgomery modular exponentiation on reconfigurable hardware. In Proceedings. 14th IEEE Symposium on Computer Arithmetic, pages 70-79, 1999.
5. J. Burke, J. McDonald, and T. Austin, Architectural support for fast symmetric-key cryptography. In Proceedings of the 9th International Conference in Architectural Support for Programming Languages and Operating Systems, pages 178-189, Nov. 2000.
6. C. Burnwick et al. The Mars Encryption Algorithm. http://www.csrc.nist.gov/encryption/aes/round2/AESAlgs/MARS, 1999.
7. Counterpane systems. http://www.counterpane.com.
8. J. Daemen and V. Rijmen. AES Proposal: Rijndael. http://www.csrc.nist.gov/encryption/aes/round2/AESAlgs/Rijndael, 1999.
9. D. W. Davies and W. L. Price. Security for Computer Networks. Wiley, 1989.
10. P. Ferguson and G. Huston. What is a VPN. http://www.employees.org/ferguson/vpn.pdf, 1998.
11. J.-H. Hong and C.-W. Wu. Radix-4 modular multiplication and exponentiation algorithms for the RSA public-key cryptosystem. In Design Automation Conference (ASP-DAC 2000), pages 565-570, 2000.
12. IBM. S/390 and OS/390 Cryptography. http://www.s390.ibm.com/security/cryptography.html.
13. J. Kase. Cybernetica's 4-way IDEA. http://www.cyber.ee/research/fastidea.html, 1999.
14. S. S. Keller. NIST Special Publication 800-20. http://csrc.nist.gov/publications/histpubs/800-20/800-20.pdf.
15. X. Lai. On the Design and Security of Block Ciphers. Hartung-Gorre Verlag, 1992.
16. J. M. Mellor-Crummey and M. L. Scott. Synchronization without contention. In Proceedings of the 4th International Conference in Architectural Support for Programming Languages and Operating Systems, pages 269-278, Apr. 1991.
17. P. L. Montgomery. Modular multiplication without trial division. Mathematics of Computation, 44(170):519-521, Apr. 1985.
18. S. S. Mukherjee, S. K. Reinhardt, B. Falsafi, M. Litzkow, S. Huss-Lederman, M. D. Hill, J. R. Larus, and D. A. Wood. Fast and portable parallel architecture simulators: Wisconsin Wind Tunnel II. IEEE Concurrency, 2000.
19. K. Olukotun, B. A. Nayfeh, L. Flammond, K. Wilson, and K.-Y. Chang. The case for a single-chip multiprocessor. In Proceedings of the Seventh International Symposium on Architectural Support for Programming Languages and Operating Systems, pages 2-11, Oct. 1996.
20. V. S. Pai, P. Ranganathan, and S. V. Adve. The impact of instruction-level parallelism on multiprocessor performance and simulation methodology. In Proceedings of the Third International Symposium on High Performance Computer Architecture, Feb. 1997.
21. R. L. Rivest et al. The RC6 Block Cipher. http://csrc.nist.gov/encryption/aes/round2/AESAlgs/RC6.
22. RSA Security. http://www.rsa.com.
23. B. Schneier. Applied Cryptography. Wiley, 1996.
24. Z. Shi and R. B. Lee. Bit permutation instructions for accelerating software cryptography. In Proceedings of the IEEE International conference on Application-specific Systems, Architectures and Processors, pages 138-148, 2000.
25. C.-Y. Su, S.-A. Hwang, P.-S. Chen, and C.-W. Wu. An improved montgomery's algorithm for high-speed RSA public-key cryptosystem. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 7(2):280-284, June 1999.
26. W.-C. Tsai, C. B. Shung, and S.-J. Wang. Two systolic architectures for modular multiplication. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(1): 103-107, Feb. 2000.
27. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: maximizing on-chip parallelism. In Proceedings of the 22th Annual International Symposium on Computer Architecture, pages 392-403, June 1995.
28. US Government. Advanced Encryption Standard (AES) Development Effort, http://csrc.nist.gov/encryption/aes.
29. US Government. Cryptographic Module Validation Program. http://csrc.nist.gov/cryptval/.
30. US Government. Data Encryption Standard (DES), Triple DES, and Skipjack Algorithms. http://csrc.nist.gov/cryptval/des.htm.
31. US Government. Security requirements for Cryptographic modules. http://csrc.nist.gov/cryptval/1402.htm, May 2001.
32. L. Wu, C. Weaver, and T. Austin. CryptoManiac: A fast, flexible architecture for secure communication. In Proceedings of the 28thth International Symposium on Computer Architecture, pages 110-119, May 2001.