Implementation of MOSFET based capacitors for digital applications

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn 2006, Issue , 2006, Pages 180-185

  Shen, Bo ^a   Khatri, Sunil P ^a   Zourntos, Takis ^a  

^a Texas AandM University   (United States)

Author keywords

Constant capacitance; MOS FET capacitor; Reference capacitor

Indexed keywords

CAPACITANCE; DIGITAL INTEGRATED CIRCUITS; MOSFET DEVICES; NANOTECHNOLOGY;

CONSTANT CAPACITANCE; MOSFET BASED CAPACITORS; REFERENCE CAPACITORS; VOLTAGE VARIATIONS;

MOS CAPACITORS;

EID: 33750925537     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1127908.1127952     Document Type: Conference Paper

References (16)

1. A. T. Behr, M. C. Schneider, S. N. Filho, and G. G. Montoro. Harmonie distribution caused by capacitors implemented with MOSFET gates. IEEE J. Solid-State Circuits. 27(10):1470-1475, October 1992.
2. T. Tille, J. Sauerbrey, and D. Schmitt-Landsiedel. A 1.8-V MOSFET-only SA modulator using substrate biased depletion-mode MOS capacitors in series compensation. IEEE J. Solid-State Circuits, 36(7):1041-1047, July 2001.
3. H. Yoshizawa, Y. Huang, P. F. Ferguson, Jr., and G. C. Temes. MOSFET-only switched-capacitor circuits in digital CMOS technology. IEEE J. Solid-State Circuits, 34(6):734-747, June 1999.
4. J. Prasad, M. Anser, and M. Thomason. Electrical characterization of dielectrics (oxide, nitride, oxy-nitride) for use in MIM capacitors for mixed signal applications. In Semiconductor Device Research Symposium, 2003 International, pages 326-327, December 2003.
5. Y. Leblebici and S.M. Kang. CMOS Digital Integrated Circuits. McGraw-Hill, 1999.
6. J. H. Ahm, K. T. Lee, M. K. Jung, Y. J. Lee, B. J. Oh, S. H. Liu, Y. H. Kim, Y. W. Kim, and K. P. Suh. Integration of MIM capacitors with low-k/Cu process for 90 nm analog circuit applications. In Interconnect Technology Conference, 2003. Proceedings of the IEEE 2003 International, pages 183-185, June 2003.
7. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In Proc. of IEEE Custom Integrated Circuit Conference, pages 201-204, June 2000. http://www-device.eecs.berkeley.edu/ ptm.
8. J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE Journal of Solid-State Circuits, 37(11):1396-1402. November 2002.
9. P. Zarkesh-Ha, T. Mule, and J. D. Meindl. Characterization and modeling of clock skew with process variation. In IEEE 1999 Custom Integrated Circuits Conference, pages 441-444, May 1999.
10. C. E. Dike, N. A. Kurd, P. Patra, and J. Barkatuflah. A design for digital, dynamic clock deskew. In 2003 Symposium on VLSI Circuits, pages 12-14, June 2003.
11. G. Geannopoulos and X. Dai. An adaptive digital deskewing circuit for clock distribution networks. In 45th IEEE International Solid-State Circuits Conference, pages 400-401, February 1998.
12. A. Kapoor, N. Jayakumar, and S. Khatri. A novel clock distribution and dynamic de-skewing methodology. In IEEE/ACM International Conference on Computer Aided Design, pages 626-631, November 2004.
13. N. Jayakumar and S. Khatri. A Variation-tolerant sub-threshold design approach. In IEEE/ACM Design Automation Conference (DAC), Anaheim, CA, pages 716-719, June 2005.
14. H. Chang and S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In IEEE/ACM International Conference on Computer Aided Design, pages 621-625, November 2003.
15. V. Khandelwal, A. Davoodi and A. Srivastava. Efficient statistical timing analysis through error budgeting. In IEEE/ACM International Conference on Computer Aided Design, pages 473-477, November 2004.
16. A. Agarwal, D. Blaauw, D. Zolotov and S. Vrudhula. Statistical timing analysis using bounds. In Design, Automation and Test in Europe Conference and Exhibition, pages 62-67, November 2003.