Constraint-based random stimuli generation for hardware verification

Proceedings of the National Conference on Artificial Intelligence

Volumn 2, Issue , 2006, Pages 1720-1727

  Naveli, Yehuda ^a   Rimon, Michal ^a   Jaeger, Itai ^a   Katz, Yoav ^a   Vinov, Michael ^a   Marcus, Eitan ^a   Shurek, Gil ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPETITIVE INTELLIGENCE; CONSTRAINT THEORY; KNOWLEDGE REPRESENTATION; RESEARCH AND DEVELOPMENT MANAGEMENT;

CONSTRAINT SATISFACTION; HARDWARE SYSTEMS; IBM (CO); RANDOM STIMULI GENERATION;

COMPUTER HARDWARE;

EID: 33750709646     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. Adir, A.; Emek, R.; Katz, Y.; and Koyfman, A. 2003. DeepTrans - a model-based approach to functional verification of address translation mechanisms. In Fourth International Workshop on Microprocessor Test and Verification (MTV'03), 3-6.
2. Adir, A.; Emek, R.; and Marcus, E. 2002. Adaptive test program generation: Planning for the unplanned. In Seventh IEEE International High-Level Design Validation and Test Workshop, HLDVT-02, 83-88.
3. Aharon, A.; Goodman, D.; Levinger, M.; Lichtenstein, Y.; Malka, Y.; Metzger, C.; Molcho, M.; and Shurek, G. 1995. Test program generation for functional verification of PowerPC processors in IBM. In 32nd Design Automation Conference (DAC95), 279-285.
4. Aharoni, M.; Asaf, S.; Fournier, L.; Koyfman, A.; and Nagel, R. 2003. A test generation framework for datapath floating-point verification. In Eighth IEEE International High-Level Design Validation and Test Workshop, HLDVT-03, 17-22.
5. st Design Automation Conference (DAC'04), 36-40.
6. Bergeron, J. 2000. Writing Testbenches: Functional Verification of HDL Models. Kluwer Academic Publishers.
7. Bin, E.; Emek, R.; Shurek, G.; and Ziv, A. 2002. Using constraint satisfaction formulations and solution techniques for random test program generation. IBM Systems Journa 41(3):386-402.
8. Borning, A.; Freeman-Benson, B.; and Willson, M. 1992. Constrain hierarchies. Lisp and Symbolic Computation 5:223-270.
9. Dechter, R.; Kask, K.; Bin, E.; and Emek, R. 2002. Generating random solutions for constraint satisfaction problems. In Eighteenth National Conference on Artificial Intelligence, 15-21.
10. Emek, R.; Jaeger, I.; Naveh, Y.; Bergman, G.; Aloni, G.; Katz, Y.; Farkash, M.; Dozoretz, I.; and Goldin, A. 2002. X-Gen: A random test-case generator for systems and socs. In Seventh IEEE International High-Level Design Validation and Test Workshop, HLDVT-02, 145-150.
11. Geller, F., and Veksler, M. 2005. Assumption-based pruning in conditional CSP. In van Beek, P., ed., CP, volume 3709 of Lecture Notes in Computer Science, 241-255. Springer.
12. IDC-Report. 2005. Worldwide server market shows growing it investment across platforms, according to idc (retrieved on Apr. 2, 2006). www.idc.com/getdoc.jsp?containerId=prUS00223005.
13. Lichtenstein, Y.; Malka, Y.; and Aharon, A. 1994. Model based test generation for processor verification. In Sixth Annual Conference on Innovative Applications of Artificial Intelligence, 83-94.
14. Mackworth, A. 1977. Consistency in Networks of Relations. Artificial Intelligence 8(1):99 -118.
15. Mittal, S., and Falkenhainer, B. 1989. Dynamic constraint satisfaction problems. In Eighth National Conference on Artificial Intelligence, 25-32.
16. Naveh, Y. 2004. Stochastic solver for constraint satisfaction problems with learning of high-level characteristics of the problem topography. In Local Search Techniques in Constraint Satisfaction (LSCS-04).
17. Victor, D. W.; Ludden, J. M.; Peterson, R. D.; Nelson, B. S.; Sharp, W. K.; Hsu, J. K.; Chu, B.-L.; Behm, M. L.; Gott, R. M.; Romonosky, A. D.; and Farago, S. R. 2005. Functional verification of the POWERS microprocessor and POWERS multiprocessor systems. IBM Journal of Research and Development 49(4/5):541-554.