Gain-Boosting Charge Pump for Current Matching in Phase-Locked Loop

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 10, 2006, Pages 1022-1025

  Han, Dae Hyun ^b  

^a Pukyong National University   (South Korea)

^b Dong Eui University   (South Korea)

Author keywords

Gain boosting charge pump (CP); phase locked loop (PLL); voltage controlled resistor

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC CHARGE; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; MOSFET DEVICES; RESISTORS; VOLTAGE CONTROL;

CURRENT MATCHING; GAIN-BOOSTING CHARGE PUMP (CP); VOLTAGE-CONTROLLED RESISTOR;

PHASE LOCKED LOOPS;

EID: 33750591190     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.882122     Document Type: Article

References (6)

1. H. Arora, N. Klemmer, J. C. Morizio, and P. D. Wolf, “Enhanced phase noise modeling of fractional-N frequency synthesizers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 2, pp. 379–395, Feb. 2005
2. P. Larsson, “A 2–1600 MHz CMOS clock recovery PLL with low-Vdd capability,” IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1951–1960, Dec. 1999.
3. W. Rhee, B.-S. Song, and A. Ali, “A 1.1 GHz CMOS fractional-N frequency synthesizer a 3-bit third-order ΔΣ modulator,” IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1453–1460, Oct. 2000
4. R. Ahola and K. Halonen, “A 1.76 GHz 22.6 mW ΔΣ fractional-N frequency synthesizer,” IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 138–140, Jan. 2003
5. I. A. Young, J. K. Greason, and K. L. Wong, “A PLL clock generator with 5 to 110 MHz of lock range microprocessors,” IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1599–1607, Nov. 1992
6. J.-S. Lee, M.-S. Keel, S.-I. Lim, and S. Kim, “Charge pump with perfect current matching characteristics in phase-locked loops,” Electron. Lett., vol. 36, no. 23, pp. 1907–1908, Nov. 2000