Numerical optimization-based synthesis of pipelined A/D converters

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 1992, Pages 2152-2155

  Carley, L Richard ^a   Fung, Peter ^a   Donehue, Paul ^b   Ahmed Biyabani, A ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINED OPTIMIZATION; OPERATIONAL AMPLIFIERS; PIPELINES;

ANALYTICAL EQUATIONS; DEVICE PARAMETERS; HIERARCHICAL DECOMPOSITIONS; NUMERICAL OPTIMIZATION TECHNIQUES; NUMERICAL OPTIMIZATIONS; PERFORMANCE CONSTRAINTS; PERFORMANCE SPECIFICATIONS; PIPELINED A/D CONVERTERS;

ANALOG TO DIGITAL CONVERSION;

EID: 33750501904     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.1992.230566     Document Type: Conference Paper

References (10)

1. Y.-M. Lin, B. Kim, and P. R. Gray. A 13-b 2.5-MHz Self-Calibrated Pipelined A/D Converter in 3-um CMOS. IEEE J. Solid-State Circuits, 26(4):628-636, Dec. 1991.
2. G. Jusuf, P. R. Gray, and A. L. Sangiovanni-Vincentelli. CADICS - Cyclic Analog-To- Digital Converter Synthesis. Proc. of IEEE International Conference on CAD, pages 286-289. IEEE, 1990.
3. R. Harjani, R. A. Rutenbar, and L. R. Carley. OASYS: A framework for analog circuit synthesis. IEEE Trans, on CAD, 8(12):1247-1266, Dec. 1989.
4. P. C. Maulik and L. R. Carley. Automating Analog Circuit Design using Constrained Optimization Techniques. Proc. of IEEE International Conference on CAD, pages 390-393. IEEE, 1991.
5. B. J. Sheu et al., BSIM: Berkeley shortxihannel IG- FET model for MOS transistors. IEEE J. of Solid-State Circuits, 22(4):558-566, Aug. 1987
6. P. Gill, W. Murray, M. Saunders, and M. Wright User's guide for NPSOL (version 4.0). Technical Report SOL 86-2, Stanford University, Jan. 1986.
7. K. Nakamura and L. R. Carley. A Current-Based Positive-Feedback Technique for Efficient Cascode Bootstrapping. IEEE J. of Solid-State Circuits, Apr. 1992.
8. P. J. Donehue. A Hierarchical Framework for Optimization Based Synthesis of Analog Circuits. Master's Project Report, Carnegie Mellon University, Nov. 1991.
9. E. S. Ochotta, R. A. Rutenbar, and L. R. Carley. Equation-Free Synthesis of High-Performance Linear Analog Circuits. 1992 Brown/MTT Conference on VLSI and Parallel Systems, March 1992.
10. L. T. Pillage and R. A. Rohrer. Asymptotic waveform evaluation for timing analysis. IEEE Trans, on CAD, 9(4):352-366, Apr. 1990.