Using UML activities for system-on-chip design and synthesis

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4199 LNCS, Issue , 2006, Pages 737-752

  Schattkowsky, Tim ^a   Hausmann, Jan Hendrik ^b   Engels, Gregor ^b  

^a C Lab   (Germany)

^b UNIVERSITY OF PADERBORN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER HARDWARE DESCRIPTION LANGUAGES; PRODUCTION CONTROL;

MP3 DECODER DESIGN; SYNTHESIZABLE HDL CODE; UML-BASED DESIGN;

INTEGRATED CIRCUIT LAYOUT;

EID: 33750380861     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11880240_51     Document Type: Conference Paper

References (17)

1. André, C., Cuccuru, S., Dekeyser, J.-L., De Simone, R., Dumoulin, C., Forget, J., Goutier, T., Gérard, S., Mallet, F., Radermachenr, A., Rioux, L., Shaunier, T, Sorel, Y.: MARTE: A New OMG Profile RFP for the Modeling and Analysis of Real-Time Embedded Systems. In Proc. DAC Workshop UML for SoC Design (UML-SoC) 2005, 2005.
2. Bahill, A.T. and Daniels, J.: Using object-oriented and UML tools for hardware design: a case study, Systems Engineering, 6(1): 28-48, 2003.
3. Björklund, D. and Lilius, J.: From UML Behavioral Descriptions to Efficient Synthesizable VHDL. In: Proceedings of the 20th IEEE NORCHIP Conference, Nov. 2002.
4. M. Balcer, S. Mellor: Exploring the Role of Executable UML in Model-Driven Architecture. In: Executable UML: A Foundation for Model-Driven Architecture, Addison-Wesley, 2002.
5. Celoxica: Handel-C language Overview, www.celoxica.com,2002.
6. Damasevicius,R. and Stuikys, V.: Application of UML for hardware design based on design process model. ASP-DAC 2004: 244-249, 2004.
7. H. Hallal, K. Xiao-Hua, and R. Negulescu. Experiments in modeling integrated circuit blocks by UML. In International Workshop on IP Based Synthesis and System Design, 1999.
8. International Electrotechnical Commission: IEC 1131-3: Programmable Controllers -Part 3: Programming Languages, IEC 1131-3, 1993.
9. McUmber, W. and Cheng,B.: UML-Based Analysis of Embedded Systems Using a Mapping to VHDL, The 4th IEEE International Symposium on High-Assurance Systems Engineering, p.56-63, November 17-19, 1999.
10. G. Martin, W. Müller (eds.): UML for SoC Design. Kluwer, 2005.
11. Object Management Group: UML 2.0 superstructure specification. Available at http://www.omg.org/cgi-bin/doc?ptc/2005-07-04, 2005.
12. Rajan, S., Hasegawa, T, Shoji, M., Zhu, Q., Tsuneo, N.: UML Profile for System-on-Chip (SoC). In Proc. DAC Workshop UML for SoC Design (UML-SoC) 2005, 2005.
13. Schattkowsky, T., Hausmann, J.H., Rettberg, A.:Using UML Activities for Synthesis on Reconfigurable Hardware. In Proc. DAC Workshop UML for SoC Design (UML-SoC) 2005, 2005.
14. Sinha, V., Doucet, F., Siska, C., Gupta, R., Liao, S., Ghosh, A.: YAML: a tool for hardware design visualization and capture. Proceedings of the 13th international symposium on System synthesis, pp. 1080-1082, IEEE Computer Society, 2000.
15. Stoerrle, H: Semantics and Verification of Data-Flow in UML 2.0 Activities. In Proc. Intl. Ws. on Visual Languages and Formal Methods (VLFM04), 2004.
16. SysML Partners: SysML Specification v. 1.0a., Available at http://www.sysml.org, 2005.
17. Yakovlev, A., Gomes, L. and Lavagno, L. (Eds.): Hardware Design and Petri Nets, Springer, 2000.