Emulation engine for spiking neurons and adaptive synaptic weights

Proceedings of the International Joint Conference on Neural Networks

Volumn 5, Issue , 2005, Pages 3261-3266

  Hellmich, H H ^a   Geike, M ^a   Griep, P ^a   Mahr, P ^a   Rafanelli, M ^a   Klar, H ^a  

^a TECHNISCHE UNIVERSITÄT BERLIN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYNAPTIC WEIGHTS; NETWORK TOPOLOGY; PULSE CODED NEURAL NETWORKS; WEIGHT MEMORY;

BANDWIDTH; FIELD PROGRAMMABLE GATE ARRAYS; GENERAL PURPOSE COMPUTERS; IMAGE PROCESSING; RANDOM ACCESS STORAGE; STORAGE ALLOCATION (COMPUTER);

NEURAL NETWORKS;

EID: 33750113206     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2005.1556450     Document Type: Conference Paper

References (14)

1. M. Schafer, T. Schonauer, C. Wolff, G. Hartmann, H. Klar, and U. Rückert, "Simulation of Spiking Neural Networks: Architectures and Implementations," Neurocomputing, Vol. 48, 2002, pp. 647-679.
2. A. Jahnke, U. Roth, and T. Schonauer, "Digital Simulation ofSpiking Neural Networks," Pulsed Neural Networks (Editors: W. Maass and C. M. Bishop), MIT Press, ISBN 0-262-13350-4, 1998.
3. L.M. Reyneri, "Implementation Issues of Neuro-Fuzzy Hardware:Going Toward HW/SW Codesign," IEEE Transaction on Neural Networks, Vol. 14, No. 1, 2003, pp. 176-194.
4. D.Hammerstrom,"Digital VLSI for Neural Networks", The Handbook of Brain Theory and Neural Networks (Editor: M. A. Arbib), MIT Press, 2nd Edition, ISBN 0-2620-1197-2, 2003.
5. A. Heittmann, and U. Ramacher, "Correlation-Based Feature Detection Using Pulsed Neural Networks", IEEE 13th Workshop on Neural Networksfor Signal Processing (NNSP), 2003, pp. 479-488.
6. W. Gerstner, and W. M. Kistler, Spiking Neuron Models -Single Neurons, Populations, Plasticity, Cambridge University Press, ISBN 0521-81384-0, 2002.
7. H. Krupnova, and G. Saucier, "FPGA-Based Emulation:Industrial and Custom Prototyping Solutions", 10th International Conference on Field Programmable Logic and Applications (FPL), 2000, pp. 68-77.
8. H. H. Hellmich, and H. Klar, "An FPGA based Simulation Acceleration Platform for Spiking Neural Networks", IEEE 47th Midwest Symposium on Circuits and Systems, Vol. 2, 2004, pp. 389-392.
9. Xilinx, Virtex-II/-II-Pro Datasheets, http://www.xilinx.com/xlnx/xweb/ xil_publications_index.jsp.
10. 2INN): A System Approach," IEEE Transactions on Neural Networks, Vol. 14, No. 5, 2003, pp. 980-992.
11. T. Schönauer, S. Atasoy, N. Mehrtash, and H. Klar, "NeuroPipe-Chip: A Digital Neuro-Processor for Spiking Neural Networks", IEEE Transactionson Neural Networks, Vol. 13, No. 1, 2002, pp.205-213.
12. J. Stoer, and R. Bulirsch, Numerische Mathematik II, Springer Verlag, 4th Edition, ISBN 3-540-67644-9, 2000.
13. M. V. Mascagni, and A. S. Sherman, "Numerical Methods for Neuronal Modelling," Methods in Neuronal Modelling: From Ions to Networks (Editors: C. Koch and I. Segev), MIT Press, 2nd Edition, ISBN 0-262-11231-0, 1998.
14. Numerical Recipes, Books On-Line, Chapter 16, http://www.nr.com/ nronline_switcher.html.