Hierarchical backoff locks for nonuniform communication architectures

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 12, Issue , 2003, Pages 241-252

  Radovic, Z ^a   Hagersten, E ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

Application software; Computer architecture; Information technology; Multithreading; Proposals; Scalability; Surface mount technology; Testing; Traffic control; Yarn

Indexed keywords

APPLICATION PROGRAMS; COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; INFORMATION TECHNOLOGY; MICROPROCESSOR CHIPS; MULTITASKING; SCALABILITY; SOFTWARE TESTING; SUPERCOMPUTERS; SURFACE MOUNT TECHNOLOGY; TESTING; TRAFFIC CONTROL; YARN;

APPLICATION STUDIES; CHIP MULTIPROCESSORS; COMMUNICATION ARCHITECTURES; COMPETITIVE PERFORMANCE; CRITICAL DATA; LOCK CONTENTIONS; MULTI-THREADING; PROPOSALS;

LOCKS (FASTENERS);

EID: 33750024307     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2003.1183542     Document Type: Conference Paper

References (26)

1. T. E.,erson. The Performance of Spin Lock Alternatives for Shared-Memory Multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 1(1):6-16, Jan. 1990.
2. L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, B. Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA'00), pages 282-293, June 2000.
3. L. A. Barroso, K. Gharachorloo, E. Bugnion. Memory System Characterization of Commercial Workloads. In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA'98), pages 3-14, June 1998.
4. A. E. Charlesworth. The Sun Fireplane SystemInterconnect. In Proceedings of Supercomputing 2001, Nov. 2001.
5. T. S. Craig. Building FIFO and Priority-Queuing Spin Locks from Atomic Swap. Technical Report TR 93-02-02, Department of Computer Science, University of Washington, Feb. 1993.
6. D. E. Culler, J. P. Singh, A. Gupta. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufman, 1999.
7. K. Gharachorloo, M. Sharma, S. Steely, S. V. Doren. Architecture and Design of AlphaServer GS320. In Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IX), pages 13-24, Nov. 2000.
8. J. R. Goodman, M. K. Vernon, P. J. Woest. Efficient Synchronization Primitives for Large-Scale Cache-Coherent Shared-Memory Multiprocessors. In Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-III), pages 64-75, Apr. 1989.
9. G. Graunke and S. Thakkar. Synchronization Algorithms for Shared Memory Multiprocessors. IEEE Computer, 23(6):60-69, 1990.
10. E. Hagersten and M. Koster. WildFire: A Scalable Path for SMPs. In Proceedings of the 5th IEEE Symposium on High-Performance Computer Architecture, pages 172-181, Feb. 1999.
11. A. Kägi, D. Burger, J. R. Goodman. Efficient Synchronization: Let Them Eat QOLB. In Proceedings of the 24th Annual International Symposium on Computer Architecture (ISCA'97), pages 170-180, June 1997.
12. J. Laudon and D. Lenoski. The SGI Origin: A ccNUMA Highly Scalable Server. In Proceedings of the 24th Annual International Symposium on Computer Architecture (ISCA'97), pages 241-251, June 1997.
13. D. Lenoski, J. Laudon, K. Gharachorloo, W.-D. Weber, A. Gupta, J. Hennessy, M. Horowitz, M. S. Lam. The Stanford Dash Multiprocessor. IEEE Computer, 25(3):63-79, Mar. 1992.
14. B.-H. Lim and A. Agarwal. Reactive Synchronization Algorithms for Multiprocessors. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI), pages 25-35, Oct. 1994.
15. T. Lovett and R. Clapp. STiNG: A CC-NUMA Computer System for the Commercial Marketplace. In Proceedings of the 23rd Annual International Symposium on Computer Architecture (ISCA'96), pages 308-317, May 1996.
16. P. Magnusson, A. Landin, E. Hagersten. Queue Locks on Cache Coherent Multiprocessors. In Proceedings of the 8th International Parallel Processing Symposium, pages 165-171, Cancun, Mexico, Apr. 1994. Extended version available as "Efficient Software Synchronization on Large Cache Coherent Multiprocessors," SICS Research Report T94:07, Swedish Institute of Computer Science, February 1994.
17. L. W. McVoy and C. Staelin. lmbench: Portable Tools for Performance Analysis. In Proceedings of the 1996 USENIX Annual Technical Conference, pages 279-294, Jan. 1996.
18. J. Mellor-Crummey and M. Scott. Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors. ACM Transactions on Computer Systems, 9(1):21-65, Feb. 1991.
19. L. Noordergraaf and R. van der Pas. Performance Experiences on Sun'sWildfire Prototype. In Proceedings of Supercomputing '99, Nov. 1999.
20. Z. Radovíc and E. Hagersten. Efficient Synchronization for Nonuniform Communication Architectures. In Proceedings of Supercomputing 2002, Baltimore, Maryland, USA, Nov. 2002.
21. R. Rajwar, A. Kägi, J. R. Goodman. Improving the Throughput of Synchronization by Insertion of Delays. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture, pages 168-179, Jan. 2000.
22. M. L. Scott. Non-Blocking Timeout in Scalable Queue-Based Spin Locks. In Proceedings of the 21st ACM Symposium on Principles of Distributed Computing (PODC), July 2002. Expanded version available as TR 773, Computer Science Dept., University of Rochester, February 2002.
23. M. L. Scott and W. N. Scherer. Scalable Queue-Based Spin Locks with Timeout. In Proceedings of the ACM SIGPLAN 2001 Symposium on Principles and Practice of Parallel Programming (PPoPP'01), Snowbird, Utah, USA, June 2001. Source code is available for download from ftp://ftp.cs.rochester.edu/pub/packages/scalable-synch/.
24. J. P. Singh, A. Gupta, M. Levoy. Parallel Visualization Algorithms: Performance and Architectural Implications. IEEE Computer, 27(7):45-55, July 1994.
25. A. Singhal, D. Broniarczyk, F. Cerauskis, J. Price, L. Yuan, C. Cheng, D. Doblar, S. Fosth, N. Agarwal, K. Harvey, E. Hagersten, B. Liencres. Gigaplane: A High Performance Bus for Large SMPs. In Proceedings of IEEE Hot Interconnects IV, pages 41-52, Aug. 1996.
26. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA'95), pages 24-36, June 1995.