Toward enhancing OpenMP's work-sharing directives

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4128 LNCS, Issue , 2006, Pages 645-654

  Chapman, Barbara M ^a   Huang, Lei ^a   Jin, Haoqiang ^b   Jost, Gabriele ^c   De Supinski, Bronis R ^d  

^a UNIVERSITY OF HOUSTON   (United States)

^b NASA AMES RESEARCH CENTER   (United States)

^c SUN MICROSYSTEMS   (United States)

^d LAWRENCE LIVERMORE NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING; INTERFACES (COMPUTER); LARGE SCALE SYSTEMS; STORAGE ALLOCATION (COMPUTER); TOPOLOGY;

MULTITHREADED CHIPS; SHARED MEMORY PARALLEL COMPUTERS (SMP); WORK SHARING DIRECTIVES;

ELECTRONIC DOCUMENT EXCHANGE;

EID: 33750018120     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11823285_67     Document Type: Conference Paper

References (18)

1. E. Allen, D. Chase, V. Luchangco, J-W. Maessen, S. Ryu, G.L. Steele Jr., S. Tobin-Hochstadt. "The Fortress Language Specification, Version 0.785." http://research.sun.com/projects/plrg/fortress0785.pdf
2. D. Bailey, T. Harris, W. Saphir, R. Van der Wijngaart, A. Woo, and M. Yarrow, "The NAS Parallel Benchmarks 2.0," RNR-95-020, NASA Ames Research Center, 1995.
3. Cray Inc., "Chapel Specification 0.4." http://chapel.cs. washington.edu/specification.pdf
4. P. Charles, C. Grothoff, V. Saraswat, C. Donawa, A. Kielstra, K. Ebcioglu, C. von Praun and V. Sarkar, "X10: an object-oriented approach to non-uniform cluster computing." in the proceedings of OOPSLA '05, pp. 519-538, 2005
5. K. Ebcioglu, V. Saraswat and V. Sarkar. "X10: Programming for hierarchical parallelism and nonuniform data access (extended abstract)." OOPSLA 2004), October 2004.
6. M. Gonzalez, E. Ayguade, X. Martorell and J. Labarta. "Defining and Supporting Pipelined Executions in OpenMP." in the proceedings of WOMPAT 2001, July 2001.
7. M. Gonzalez, J. Oliver, X. Martorell, E. Ayguade, J. Labarta, and N. Navarro. "OpenMP Extensions for Thread Groups and Their Run-time Support." in the proceedings of LCPC'2000, New York (USA), pp. 317-331, August 2000.
8. H. Jin, G. Jost, J. Yan, E. Ayguade, M. Gonzalez, and X. Martorell, "Automatic Multilevel Parallelization Using OpenMP," Scientific Programming, Vol. 11, No. 2, pp. 177-190, 2003.
9. H. Jin and G. Jost. "Support of Multidimensional Parallelism in the OpenMP Programming Model," WOMPEI2003, Tokyo, Japan, October 2003, in the Proceedings of the International Symposium on High Performance Computing (ISHPC-V).
10. R. Kalla, B. Sinharoy, and J. Tendler. "IBM POWERS chip: a dualcore multithreaded processor", in IEEE Micro, 24(2): 40-47, 2004.
11. P. Kongetira. "A 32-way Multithreaded SPARC Processor", in Hot Chips 16, http://www.hotchips.org/archives/hc16/.
12. MIPSPro 7 Fortran 90 Commands and Directives Reference Manual 007-3696-03. http://techpubs.sgi.com/.
13. Z. Liu, B. Chapman, Y. Wen, L. Huang and O. Hernandez. "Analyses and Optimizations for the Translation of OpenMP Codes into SPMD Style," Proc. WOMPAT 03, LNCS 2716, 26-41, Springer Verlag, 2003.
14. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K. Chang, "The Case for a Single-Chip Multiprocessor", in Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 1996, pp. 2-11.
15. OpenMP Application Program Interface, Version 2.5, May 2005. http://www.openmp.org/drupal/mp-documents/spec25.pdf
16. "The OpenUH compiler project", http://www.cs.uh.edu/openuh
17. Sesimc Micro-Technology, Inc., TracePak Module, http://www.seismicmicro. com/Prod_Geo.htm.
18. D. Tullsen, S. Eggers, and H. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism", Intl. Symp. on Computer Architecture, pp. 392-403, 1995.