Exact and approximate estimation for maximum instantaneous current of CMOS circuits

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1998, Pages 698-702

  Jiang, Yi Min ^a   Cheng, Kwang Ting ^a  

^a University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATE ESTIMATION; CMOS CIRCUITS; EXACT SOLUTION; INSTANTANEOUS CURRENT; INTEGER LINEAR PROGRAMMING; LARGE CIRCUITS; LOWER BOUNDS; POWER SUPPLY LINE;

CMOS INTEGRATED CIRCUITS; ESTIMATION; INTEGER PROGRAMMING;

SEQUENTIAL CIRCUITS;

EID: 33749947559     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1998.655934     Document Type: Conference Paper

References (7)

1. J. Cong, Z. Li, and R. Bagrodia, "Acyclic Multi-Way Parttioning of Boolean Networks," Proc. of DAC, pp. 670-675, June 1994.
2. EPIC Design Technology, "PowerMill Reference Manual," 1995.
3. EPIC Design Technology, "DelayMill Reference Manual," 1995.
4. Y.-M. Jiang, K.-T. Cheng, and A. Krstic, "Estimation of Maximum Power and Instantaneous Current Using a Genetic Algorithm," Proc. of CICC, pp. 135-138, May 1997.
5. A. Krstic and K.-T. Cheng, "Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits," Proc. of DAC, pp. 383-388, June 1997.
6. H. Kriplani, F. N. Najm, and I. N. Hajj, "Pattern Independent Maximum Current Estimation in Power and Ground Buses of CMOS VLSI Circuits: Algorithms, Signal Correlations, and Their Resolution," TCAD, pp. 998-1012, August 1995.
7. LINDO, "User's Manual," LINDO Systems, Inc., 1996.