System integration by request-driven GALS design

IEE Proceedings: Computers and Digital Techniques

Volumn 153, Issue 5, 2006, Pages 362-372

  Krstic M ^a   Grass, E ^a   Stahl, C ^b   Piz, M ^a  

^a IHP   (Germany)

^b HUMBOLDT UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL BLOCKS; GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS (GALS); SYNCHRONOUS BASEBAND PROCESSORS; SYSTEM INTEGRATION;

LOCAL AREA NETWORKS; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS; SIGNAL INTERFERENCE; WIRELESS TELECOMMUNICATION SYSTEMS;

SYSTEMS ANALYSIS;

EID: 33749852087     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:20050210     Document Type: Article

References (20)

1. Chapiro, D.M.: ' Globally-asynchronous locally-synchronous systems ', October, 1984, PhD, Stanford University
2. Muttersbach, J.: ' Globally-asynchronous locally-synchronous architectures for VLSI systems ', 2001, Doctor of Technical Sciences Dissertation, ETH Zurich, Switzerland
3. Moore, S., Taylor, G., Mullins, R., Cunningham, P., and Robinson, P.: ' Self-calibrating clocks for globally asynchronous locally synchronous system ', Proc. Int. Conf. on Computer Design (ICCD), Austin, TX, USA, September, 2000
4. Bormann, D., and Cheung, P.: ' Asynchronous wrapper for heterogeneous systems ', Proc. Int. Conf. on Computer Design (ICCD), Austin, TX, USA, October, 1997
5. Krstić, M., and Grass, E.: ' New GALS technique for datapath architectures ', Proc. Int. Workshop Power and Timing Modeling Optimization Simulation (PATMOS), Torino, Italy, Sept., 2003, p. 161-170, Lect. Notes Comput. Sci., 2003, 2799
6. Krstić, M., Grass, E., and Stahl, C.: ' Request-driven GALS technique for wireless communication system ', Proc. 11th IEEE Int. Symp. Asynchronous Circuits Systems (ASYNC 2005), New York, March, 2005, IEEE Computer Society, p. 76-85
7. Badaroglu, M., Wambacq, P., Van der Plas, G., Donnay, S., Gielen, G., and De Man, H.: ' Digital ground bounce reduction by phase modulation of the clock ', Proc. Design, Automation and Test in Europe Conf. Exhibition (DATE'04), Paris, 2004, I
8. Blunno, I., Narboni, G.A., and Passerone, C.: ' An automated methodology for low electro-magnetic emissions digital circuits design ', Proc. EUROMICRO Symp. on Digital System Design (DSD'04), Rennes, France, 2004, p. 540-547
9. Sparsø, J., and Furber, S.: ' Principles of asynchronous circuit design ', (Kluwer Academic Publishers, 2001)
10. Stahl, C., Reisig, W., and Krstić, M.: ' Hazard detection in a GALS wrapper: a case study ', Desel, J., Watanabe, Y., 5th Int. Conf. Application of Concurrency to System Design (ACSD'05), (IEEE Computer Society, 2005), p. 234-243
11. ' Petri nets and digital hardware design ', 1998, 'Lectures on Petri Nets II: Applications', (Lect. Notes Comput. Sci., 1492)
12. Schmidt, K.: Nielsen, M., Simpson, D., ' Lola - a low level analyser ', Proc. ICATPN, p. 465, (Lect. Notes Comput. Sci, 2000, 1825)
13. Grass, E., Winkler, F., Krstić, M., Julius, A., Stahl, C., and Piz, M.: ' Enhanced GALS techniques for datapath applications ', Proc. Int. Workshop Power and Timing Modeling, Optimization Simulation (PATMOS), Leuven, Belgium, 2005, p. 581-590, Lect. Notes Comput. Sci, 3728, 2005
14. IEEE P802.11a/D7.0 ' Part 11: wireless LAN medium access control (MAC) and physical layer (PHY) specifications: high speed physical layer in the 5GHz band', July, 1999
15. Krstić, M., Maharatna, K., Troya, A., Grass, E., and Jagdhold, U.: ' Baseband processor for IEEE 802.11a standard with embedded BIST ', Facta Univ., Ser.: Electron. Energ., 2004, 17, p. 231-239
16. Krstić, M., Troya, A., Maharatna, K., and Grass, E.: ' Optimized low-power synchronizer design for the IEEE 802.11a ', Proc. Int. Conf. Acoustics, Speech and Signal Processing (ICASSP), Hong Kong, 2003, II, p. 333-336
17. Grass, E.: et al. ' On the single-chip implementation of a Hiperlan/2 and IEEE 802.11a capable modem ', IEEE Pers. Commun., 2001, 8, (6), p. 48-57 10.1109/98.972168 1070-9916
18. Mignone, V., and Morello, A.: ' CD3-OFDM: a novel demodulation scheme for fixed and mobile receivers ', IEEE Trans. Commun., 1996, 44, (9), p. 1144-1151 10.1109/26.536920 0090-6778
19. Seizovic, J.: ' Pipeline synchronization ', Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, Salt Lake City, UT, USA, November, 1994, p. 87-96
20. Yun, K., and Dill, D.: ' Automatic synthesis of extended burst-mode circuits: Part I and II ', IEEE Trans. Comput. Aided Des., 1999, 18, (2), p. 101-132 0278-0070