The case study of block turbo decoders on a framework for portable synthesis on FPGA

Proceedings of the Annual Hawaii International Conference on System Sciences

Volumn 10, Issue , 2006, Pages

  Dezan, Catherine ^a   Jégo, Christophe ^b   Pottier, Bernard ^a   Gouyen, Christophe ^a   Lagadec, Loic ^a  

^a UNIVERSITÉ DE BRETAGNE OCCIDENTALE   (France)

^b ECOLE DES MINES DE NANTES   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACT MODELS; FPGA ARCHITECTURES; PORTABLE SYNTHESIS; TURBO DECODER;

ALGORITHMS; DATA TRANSFER; DECODING; ERROR CORRECTION; SOFTWARE PROTOTYPING; TURBO CODES;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33749630776     PISSN: 15301605     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HICSS.2006.453     Document Type: Conference Paper

References (26)

1. C.Berrou, A. Glavieux, P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: turbo codes ". IEEE Int. Conf. on Comm. ICC'93, vol 2/3. May 1993, pp.1067-1071.
2. S. Kerouedan, P. Adde, R. Pyndiah, " How we implemented Block Turbo Codes", annals of telecommunication, Vol.56, Number 7-8, pp.447-454, July-August 2001.
3. E. Piriou C. Jgo, P. Adde, M. Jézéquel, "System level design using SystemC: a case study of block turbo decoder". XIX Conference on Design of Circuits and Integrated Systems, November 2004.
4. P. Elias, "Error-free coding", IRE Trans, on Inf. Theory, vol. IT-4, pp.29-37, Sept. 1954.
5. D. Chase, "A class of algorithms for decoding block codes with channel measurement information", IEEE Trans. Inform. Theory, vol IT-18, pp 170-182, January 1972.
6. R. Pyndiah, A. Glavieux,A. Picart, S. Jacq, "Near optimum decoding of product codes", GLOBECOM94, November 1994.
7. W. W. Peterson, "Encoding and error correcting procedures for the Bose-Chaudhuri codes", IRE Transf. Theory, vol IT-6, pp. 459-470, September 1960.
8. R. T. Chien, "Cyclic decoding procedures for the Bose-Chaudhuri Hocquenghen codes", IRE Transf. Theory, vol IT-10, pp. 357-363, October 1964.
9. A. La Rosa, L. Lavagno, C. Passerone, "Implementation of a UMTS turbo decoder on a dynamically reconfigurable platform", Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Volume 24, Issue 1, Jan. 2005.
10. J. R. Cavallaro, M. Vaya, "VITURBO: A reconfigurable architecture for Viterbi and turbo decoding", IEEE ICASSP2003, pp.497-500, April 2003.
11. I. Atluri, T. Arslan, "Reconfigurability-power trade-offs in trubo decoder design and implementation",IEEE ISVLSI'04, Februray 2004.
12. J. Liang, R. Tessier, D. Goeckel, "A dynamically-reconfigurable, power-efficient turbo decoder", in the Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, California, April 2004.
13. V. Betz and J. Rose, A. Marquardt, "Architecture and CAD for deep-submicron FPGAs", Kluwer Academic Publishers, 1999.
14. R. Lysecky, F. Vahid, S. X.-D. Tan, "Dynamic FPGA routing for just-in-time FPGA compilation", IEEE/ACM DAC2004, June 2004.
15. L. Bossuet, G. Gogniat, J.-L.Philippe, "Fast design space exploration method for reconfigurable architectures", ERSA'03, June 2003.
16. S. Choi, J.W. Jang, S. Mohanty, V.K. Prasanna, "Domain specific modeling for rapid system level energy estimation of reconfigurable architectures", ERSA'02, June 2002.
17. Goldberg A., Robson D., Smalltalk-80: the language and its implementation, Addison-Wesley Longman Publishing Co., Inc., 1983.
18. Lagadec L., Pottier B., Villellas-Guillen O., "An LUT-Based high level synthesis framework for reconfigurable architectures", Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation, Marcel Dekker, p. 19-39, November, 2003.
19. Llopis J.-L., Pottier B., "Smalltalk blocks revisited, a logic generator for FPGAs", in, J.-M. Arnold, K. Pocek (eds), Field programmable Custom Computing Machine (FCCM'96), IEEE press, Napa, CA, 1996.
20. Paar C., Rosner M., "Comparison of Arithmetic Architectures for Reed-Solomon Decoders in Reconfigurable Hardware", IEEE Symposium on FPGAs for Custom Computing Machines, Los Alamitos, CA, p. 219-225, 1997.
21. Sentovich E. M., Singh K. J., Lavagno L., Moon C., Murgai R., Saldanha A., Savoj H., Stephan P. R., Brayton R. K., Sangiovanni-Vincentelli A., SIS: A System for Sequential Circuit Synthesis, Rapport Technique no UCB/ERL M92/41, DEECS, Berkeley, May, 1992.
22. Fabiani E., Gouyen C., Pottier B., "Intermediate level components for reconfigurable platforms", Synthesis, Architectures and Modeling of Systems (SAMOS 3), vol. 3133, Springer-Verlag, Samos, Grece, 2003.
23. Fabiani E., Lagadec L., Pottier B., Poungou A., Yazdani S., "Abstract execution mechanisms in a synthesis framework", in, N. Carter, S. Goldstein (eds), Workshop on Non-Silicon Computations (NSC3), (conjoint avec ISCA 2004, ACM et IEEE), June, 2004.
24. Fabregat G., Leon G., Le Berre O., Pottier B., "Embedded system modeling and synthesis in OO environments. A smart-sensor case study", in, G. Gao, K. Palem (eds), CASES'99, Oct, 1999.
25. Gao M., Jiang J.-H., Jiang Y., Li Y., Sinha S., Brayton R., "MVSIS", International Workshop on Logic Synthesis, June, 2001.
26. Lin B., Whitcomb S., Newton A., "Symbolic don't care and equivalence in high level synthesis", Logic and architecture synthesis, Elsevier, 1991.