A SAT-based decision procedure for the Subclass of Unreliable List Formulas in ACL2 (SULFA)

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4130 LNAI, Issue , 2006, Pages 453-467

  Reeber, Erik ^a   Hunt Jr , Warren A ^a  

^a University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATABASE SYSTEMS; DECISION THEORY; THEOREM PROVING;

FINITE STATE MACHINES; THEOREM PROVERS; UNRELIABLE LIST FORMULAS; VERIFICATION SYSTEM;

COMPUTATIONAL METHODS;

EID: 33749564086     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11814771_38     Document Type: Conference Paper

References (16)

1. Russinoff, D.: A Mechanically Checked Proof of IEEE Compliance of a Register-Transfer-Level Specification of the AMD K7 Floating Point Multiplication, Division and Square Root Instructions. London Mathematical Society Journal of Computation and Mathematics 1 (1998) 148-200
2. Moskewicz, M., Madigan, C., Zhao, Y., Zhang, L., Malik, S.: Chaff: Engineering an Efficient; SAT Solver. In: Proceedings of the 38th Design Automation Conference (DAC 2001), ACM (2001) 530-535
3. Kaufmann, M., Manolios, P., Moore, J.S.: Computer Aided Reasoning: An Approach. Kluwer Academic (2000)
4. Nelson, G., Oppen, D.C.: Fast Decision Procedures Based on Congruence Closure. Journal of the ACM 27(2) (1980) 356-364
5. Tseitin, G.: On the complexity of derivation in prepositional calculus. Seminars in Mathematics 8 (1968)
6. Sankaralingam, K., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S., Moore, C.: "exploiting ilp, tlp, and clip with the polymorphous trips architecture". In: International Symposium on Computer Architecture, 2003. (2003) 422-433
7. Sethumadhavan, S., Desikan, R., Burger, D., Moore, C.R., Keckler, S.W.: Scalable Hardware Memory Disambiguation for High ILP Processors. In: Proceedings of the 36th Annual International Symposium on Microarchitecture (MICRO 36), ACM/IEEE (2003) 399-410
8. Hunt, Jr., W. A., Reeber, E.: Formalisation of the DE2 Language. In: Correct Hardware Design and Verification Methods (CHARME 2005), Springer (2005) 20-34
9. Owre, S., Rajan, S., Rushby, J.M., Shankar, N., Srivas, M.K.: PVS: Combining Specification, Proof Checking, and Model Checking. In: CAV. (1996) 411-414
10. Jones, R.B., O'Leary, J.W., Seger, C.J.H., Aagaard, M., Melharri, T.F.: Practical Formal Verification in Microprocessor Design. IEEE Design &c Test of Computers 18(4) (2001) 16-25
11. Berezin, S.: Model Checking and Theorem Proving: A Unified Framework. PhD thesis, Carnegie Mellon University (2002)
12. Moore, J.: Introduction to the OBDD Algorithm for the ATP Community. Journal of Automated Reasoning 12(1) (1994) 33-45
13. Manolios, P.: Mechanical Verification of Reactive Systems. PhD thesis, The University of Texas at Austin (2001)
14. Manolios, P., Srinivasan, S.K.: Automatic Verification of Safety and Liveness for XScale-Like Processor Models Using WEB Refinements. In: DATE. (2004) 168-175
15. Lahiri, S.K., Bryant, R.E.: Deductive Verification of Advanced Out-of-Order Microprocessors. In: Computer Aided Verification, 15th International Conference (CAV 2003), Springer (2003) 341-353
16. The SAT-extended ACL2 Theorem Prover: www.cs.utexas.edu/users/reeber/sat- extended-acl2.html (2006)