Scalable store-load forwarding via store queue index prediction

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2005, Pages 159-170

  Sha, Tingting ^a   Martin, Milo M K ^a   Roth, Amir ^a  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA CACHE; INDEX PREDICTION; LARGE WINDOW PROCESSORS; STORE QUEUE (SQ);

BANDWIDTH; BENCHMARKING; CACHE MEMORY; COMPUTER OPERATING SYSTEMS; QUEUEING NETWORKS; SCHEDULING;

PROGRAM PROCESSORS;

EID: 33749383494     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2005.29     Document Type: Conference Paper

References (22)

1. L. Baugh and C. Zilles. "Decomposing the Load-Store Queue by Function for Power Reduction and Scalability." In 2004 IBM P=AC∧2 Conference, Oct. 2004.
2. H. Cain and M. Lipasti. "Memory Ordering: A Value Based Definition." In Proc. 31st International Symposium on Computer Architecture, pages 90-101, Jun. 2004.
3. G. Chrysos and J. Emer. "Memory Dependence Prediction using Store Sets." In Proc. 25th International Symposium on Computer Architecture, pages 142-153, Jun. 1998.
4. M. Franklin and G. Sohi. "ARB: A Hardware Mechanism for Dynamic Reordering of Memory References." IEEE Transactions on Computers, May 1996.
5. A. Gandhi, H. Akkary, R. Rajwar, S. Srinivasan, and K. Lai. "Scalable Load and Store Processing in Latency Tolerant Processors." In Proc. 32nd International Symposium on Computer Architecture, pages 446-457, Jun. 2005.
6. K. Gharachorloo, A. Gupta, and J. Hennessy. "Two Techniques to Enhance the Performance of Memory Consistency Models." In Proc. of the International Conference on Parallel Processing, pages 355-364, Aug. 1991.
7. R. Kessler. "The Alpha 21264 Microprocessor." IEEE Micro, 19(2), Mar./Apr. 1999.
8. I. Kim and M. Lipasti. "Understanding Scheduling Replay Schemes." In Proc. 10th International Symposium on High Performance Computer Architecture, Feb. 2004.
9. A. Moshpvos, S. Breach, T. Vijaykumar, and G. Sohi. "Dynamic Speculation and Synchronization of Data Dependences." In Proc. 24th International Symposium on Computer Architecture, pages 181-193, Jun. 1997.
10. A. Moshovos and G. Sohi. "Streamlining Inter-Operation Communication via Data Dependence Prediction." In Proc. 30th International Symposium on Microarchitecture, pages 235-245, Dec. 1997.
11. A. Moshovos and G. Sohi. "Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors." In Proc. 6th Annual International Symposium on High-Performance Computer Architecture, pages 301-312, Feb. 2000.
12. S. Onder and R. Gupta. "Dynamic Memory Disambiguation in the Presence of Out-of-Order Store Issuing." In Proc. 32nd International Symposium on Microarchitecture, pages 170-176, Nov. 1999.
13. I. Park, C. Ooi, and T. Vijaykumar. "Reducing Design Complexity of the Load/Store Queue." In Proc. 36th International Symposium on Microarchitecture, Dec. 2003.
14. V. Petric, A. Bracy, and A. Roth. "Three Extensions to Register Integration." In Proc. 35th International Symposium on Microarchitecture, Nov. 2002.
15. A. Roth. "A High Bandwidth Low Latency Load/Store Unit for Single- and Multi- Threaded Processors." Technical Report MSCIS-04-09, University of Pennsylvania, Jun. 2004.
16. A. Roth. "Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization." In Proc. 32nd International Symposium on Computer Architecture, pages 458-468, Jun. 2005.
17. S. Sethumadhavan, R. Desikan, D. Burger, C. Moore, and S. Keckler. "Scalable Hardware Memory Disambiguation for High ILP Processors." In Proc. 36th International Symposium on Microarchitecture, Dec. 2003.
18. P. Shivakumar and N. Jouppi. "CACTI 3.0: An Integrated Cache Timing, Power, and Area Model." Technical report, COMPAQ Western Research Laboratory, 2001.
19. S. Srinivasan, R. Rajwar, H. Akkary, A. Gandhi, and M. Upton. "Continual Flow Pipelines." In Proc. 11th International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2004.
20. E. Torres, P. Ibanez, V. Vinals, and J. Llaberia. "Store Buffer Design in First-Level Multibanked Data Caches." In Proc. 32nd International Symposium on Computer Architecture, pages 469-480, Jun. 2005.
21. G. Tyson and T. Austin. "Improving the Accuracy and Performance of Memory Communication Through Renaming." In Proc. 30th International Symposium on Microarchitecture, pages 218-227, Dec. 1997.
22. A. Yoaz, M. Erez, R. Ronen, and S. Jourdan. "Speculation Techniques for Improving Load-Related Instruction Scheduling." In Proc. 26th Annual International Symposium on Computer Architecture, pages 42-53, May 1999.