Ultra-low energy computing with noise: Energy-performance-probability trade-offs

Proceedings - IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures 2006

Volumn 2006, Issue , 2006, Pages 349-354

  Korkmaz, Pinar ^a   Akgul, Bilge E S ^a   Palem, Krishna V ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY PERFORMANCE; NOISE SUSCEPTIBILITY; PROBABILISTIC CMOS (PCMOS) INVERTERS; PROBABILISTIC DEVICES;

CMOS INTEGRATED CIRCUITS; ELECTRIC INVERTERS; PROBABILISTIC LOGICS; SYSTEMS ANALYSIS; THRESHOLD VOLTAGE;

SPURIOUS SIGNAL NOISE;

EID: 33749361739     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2006.91     Document Type: Conference Paper

References (23)

1. A. Basu, S. C. Lin, V. Wason, A. Mehrotra, and K. Banerjee. Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era. In Proc. Design Automation Conf., pages 884-887, 2004.
2. B. H. Calhoun, A. Wang, and A. Chandrakasan. Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J. of Solid-State Circuits, 40:1778-1786, 2005.
3. Y. Cao, P. Gupta, A. B. Kahng, D. Sylvester, and J. Yang. Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI. In IEEE Intl. ASIC/SOC Conf., pages 411-415, 2002.
4. L. N. Chakrapani, B. E. S. Akgul, S. Cheematevagu, P. Korkmaz, K. V. Palem, and B. Seshasayee. Ultra efficient embedded SoC architectures based on probabilistic CMOS (PCMOS) technology. To appear in Proc. of DATE Conference, March 2006.
5. S. Cheemalavagu, P. Korkmaz, K. V. Palem, B. E. S. Akgul, and L. N. Chakrapani. A probabilistic CMOS switch and its realization by exploiting noise. In Proc. of the IFIP VLSISOC 2005, Australia, October 2005.
6. F. Gong and G. M. Parulkar. An application-oriented error control scheme for high-speed networks. IEEE/ACM Trans. Netw., 4(5):669-683, 1996.
7. R. Gonzalez, B. M. Gordon, and M. A. Horowitz. Supply and threshold voltage scaling for low power CMOS. IEEE J. of Solid-Stale Circuits, 32:1210-1216, August 1997.
8. R. Hegde and N. R. Shanbhag. A low-power architecture for phase-splitting passband equalizer. In IEEE Workshop on Signal Processing Systems, SIPS 97 - Design and Implementation, pages 385-394, November 1997.
9. R. Hegde and N. R. Shanbhag. Toward achieving energy efficiency in presence of deep submicron noise. IEEE Trans. VLSI Syst., 8:379-391, August 2000.
10. L. B. Kish. End of Moore's law: thermal (noise) death of integration in micro and nano electronics. Physics Letters A, 305:144-149, December 2002.
11. P. Korkmaz, B. E. S. Akgul, and K. V. Palem. Characterizing the behaviour of a probabilistic CMOS switch through analytical models and its verification through simulations. Technical Report CREST-TR-05-08-01, Available at http://www.crest.gatech.edu/paiempbitscurrent/.
12. J. D. Meindl. Low power microelectronics: retrospect and prospect. Proc: IEEE, 83:619-635, April 1995.
13. S. Narendra, D. Blaauw, A. Devgan, and F. Najm. Leakage issues in IC design: trends, estimation, and avoidance. In Proc. of Intl. Conf. on Computer Aided Design, November 2003.
14. K. Natori and N. Sano. Scaling limit of digital circuits due to thermal noise. J. of Applied Physics, 83:5019-5024, May 1998.
15. G. Norman, D. Parker, M. Kwiatkowska, and S. Shukla. Evaluating the reliability of nand multiplexing with prism. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(10):1629-1637, 2005.
16. K. V. Palem. Energy aware computing through probabilistic switching: A study of limits. IEEE Trans. Comput., pages 1123-1137, September 2005.
17. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. of the IEEE, 91:305-327, 2003.
18. T. Sakurai and A. R. Newton. Delay analysis of series-connected MOSFET circuits. IEEE J. of Solid-State Circuits, 26, 1991.
19. N. Sano. Increasing importance of electronic thermal noise in sub-0.1mm Si-MOSFETs. IEICE Trans. on Electronics, E83-C:1203-1211, August 2000.
20. K. L. Shepard, Design methodologies for noise in digital integrated circuits. In Proc. Design Automation Conf., pages 94-99, June 1998.
21. K.-U. Stein. Noise-induced error rate as a limiting factor for energy per operation in digital ICs. IEEE J. Solid-State Circuits, 12:527-530, Oct. 1977.
22. Y. Taur and T. Ning. Fundamentals of modern VLSI devices. Cambridge Univ. Press, 1998.
23. U.C. Berkeley BSIM Homepage. http://www-device.eecs.berkeley.edu/bsim3/.