A switched opamp based 10 bits integrated ADC for ultra low power applications

IFIP International Federation for Information Processing

Volumn 200, Issue , 2006, Pages 133-147

  Bonfini, Giuseppe ^a   Brogna, Andrea S ^a   Saletti, Roberto ^a   Garbossa, Cristian ^b   Colombini, Luca ^b   Bacci, Maurizio ^b   Chicca, Stefania ^b   Bigongiari, Franco ^b  

^a UNIVERSITY OF PISA   (Italy)

^b Aurelia Microelettronica   (Italy)

Author keywords

Analog to digital converter; Biomedical implantable applications; Switched OpAmp; Ultra low power

Indexed keywords

ALGORITHM APPROACHES; ANALOG TO DIGITAL CONVERTERS; CARDIAC PACEMAKERS; CLOCK FREQUENCY; SAMPLING RATES; SWITCHED OPAMP; ULTRA LOW POWER; ULTRALOW POWER APPLICATION;

ANALOG TO DIGITAL CONVERSION; OPERATIONAL AMPLIFIERS; PACEMAKERS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 33749140605     PISSN: 15715736     EISSN: None     Source Type: Book Series    
DOI: 10.1007/0-387-33403-3_9     Document Type: Article

References (11)

1. A. Baschirotto, R. Castello, F. Montecchi, "Design strategies for low voltage SC circuits", Electronics Letters., vol. 30 n. 5, 30 March 1994, pp. 378-380.
2. J. Crols, M. Steyaert, W. Sansen, "Switched op amp: An approach to realize full CMOS SC circuits at very low power supply voltages", IEEE Journal of Solid State Circuits, vol. SC-29, n.8, August 1994, pp. 936-942.
3. A. Baschirotto, R. Castello, "A 1V 1.8 MHz MOS switched opamp SC filter with rail to rail output swing", Proc. ISSCC Conference, S.Francisco,1997, pp. 58-59.
4. V. Peluso, P. Vancorenland, M. Stayaert, W. Sansen, "900 mV differential class AB OTA for switched op amp applications", Electronics Letters, vol. 33 n. 17, 14 August 1997, pp. 1455-1456.
5. G. Ferri, A. Costa, A. Baschirotto, "A 1.2V rail to rail switched buffer", Proceedings ICECS, Lisboa, Portugal, September 1998.
6. G. Ferri, A. Baschirotto, "Low voltage rail to rail switched buffer topologies", International Journal of Circuit Theory and Applications, vol.29, n.4, July 2001, pp.413-422.
7. A. Gerosa, A. Novo, A. Neviani, "Low power sensing and digitization of cardiac signals based on sigma delta conversion", Proc. ISPLED, Rapallo, Sept.2000, pp.386-389.
8. M. Waltari, K. Halonen, "1 Volt, 9 bit Pipelined CMOS ADC", Proc. ESSCIRC, Sept. 2000, pp. 360-363.
9. J. Sauerbrey, D. Schmitt-Landsiedel, R. Thewes, "A 0.5 V, 1_W Successive Approximation ADC", Proc. ESSCIRC, Florence, Italy, 24th-26th September 2002.
10. B. Razavi, B. A. Wooley, "Design Technique for High Speed, High Resolution Comparators", IEEE Journal of Solid State Circuits, vol. 27, n. 12, December 1992.
11. B. Ginetti, P. G. A. Jespers, A. Vandemeulebroecke, "A CMOS 13 bits Cyclic RSD A/D Converter", IEEE Journal of Solid State Circuits, Vol. 27, n.7, July 1992, pp. 957-964.