Reducing overheads for acquiring dynamic memory traces

Proceedings of the 2005 IEEE International Symposium on Workload Characterization, IISWC-2005

Volumn 2005, Issue , 2005, Pages 46-55

  Gao, Xiaofeng ^a   Laurenzano, Michael ^a   Simon, Beth ^a   Snavely, Allan ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

-LEVEL BINARY INSTRUMENTATION TRACING; DYNAMIC MEMORY ADDRESS; HIGH PERFORMANCE COMPUTING MODERNIZATION OFFICE (HPCMO);

COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER SIMULATION; LARGE SCALE SYSTEMS; MATHEMATICAL MODELS; OPTIMIZATION; PROGRAM PROCESSORS;

DATA STORAGE EQUIPMENT;

EID: 33749074289     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2005.1526000     Document Type: Conference Paper

References (33)

1. A. Agarwal, R. L. Sites, and M. Horowitz. Atum: a new technique for capturing address traces using microcode. In ISCA '86: Proceedings of the 13th annual international symposium on Computer architecture, pages 119-127. IEEE Computer Society Press, 1986.
2. ARL. URL at http://www.arl.army.mil.
3. M. Arnold and B. G. Ryder. A framework for reducing the cost of instrumented code. In PLDI '01, pages 168-179. ACM Press, 2001.
4. ARSC. URL at www.arsc.edu.
5. D. H. Bailey, E. Barszcz, J. T. Barton, and et. al. The nas parallel benchmarks. The International Journal of Supercomputer Applications, 5(3):63-73, Fall 1991.
6. B. Buck and J. K. Hollingsworth. An API for runtime code patching. The International Journal of High Performance Computing Applications, 14(4):317-329, 2000.
7. B. Calder, C. Krintz, S. John, and T. Austin. Cacheconscious data placement. In ASPLOS-VIII: Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, pages 139-149. ACM Press, 1998.
8. L. Carrington, X. Gao, N. Wolter, A. Snavely, and R. Campbell, Jr. Performance sensitivity studies for strategic applications. In UGC '05, 2005.
9. L. Carrington, A. Snavely, X. Gao, and N. Wolter. A performance prediction framework for scientific applications. In ICCS '03: Proceedings of International Conference on Computational Science, pages 926-935, 2003.
10. L. Carrington, A. Snavely, M. Laurenzano, R. Campbell, Jr., and L. Davis. How well can simple metrics represent the performance of hpc applications? In Supercomputing'05 to appear, 2005.
11. L. Carrington, N. Wolter, A. Snavely, and C.Lee. Applying an automated framework to produce accurate blind performance prediction of full-scale hpc applications. In UGC'04, 2004.
12. T. M. Chilimbi and M. Hirzel. Dynamic hot data stream prefetching for general-purpose programs. In PLDI '02, pages 199-209. ACM Press, 2002.
13. L. DeRose, K. Ekanadham, J. Hollingsworth, and S. Sbaraglia. Sigma: A simulator infrastructure to guide memory analysis. In Supercomputing '02, 2002.
14. ERDC. URL at www.erdc.usace.army.mil.
15. X. Gao and A. Snavely. Exploiting stability to reduce time-space cost for memory tracing. In ICCS '03: Proceedings of International Conference on Computational Science, pages 966-975, 2003.
16. S. R. Goldschmidt and J. L. Hennessy. The accuracy of trace-driven simulations of multiprocessors. In SIGMET-RICS '93, pages 146-157. ACM Press, 1993.
17. S. F. Kaplan. Collecting whole-system reference traces of multiprogrammed and multithreaded workloads. In WOSP '04: Proceedings of the fourth international workshop on Software and performance, pages 228-237. ACM Press, 2004.
18. M. Laurenzano, B. Simon, X. Gao, and A. Snavely. Lowcost, portable trace-driven memory simulation using simpoint. In WBIA05 to appear, 2005.
19. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In PLDI '05, pages 190-200, 2005.
20. NAVO. URL at www. navo.navy.mil.
21. PSC.URL at www.psc.edu.
22. S. Rubin, R. Bodik, and T. Chilimbi. An efficient profile-analysis framework for data-layout optimizations. In POPL '02, pages 140-153. ACM Press, 2002.
23. SDSC. URL at www.sdsc.edu.
24. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS-X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, pages 45-57. ACM Press, 2002.
25. N. T. Slingerland and A. J. Smith. Cache performance for multimedia applications. In ICS '01: Proceedings of the 15th international conference on Supercomputing, pages 204-217. ACM Press, 2001.
26. A. Snavely, L. Carrington, and N. Wolter. Modeling application performance by convolving machine signatures with application profiles, 2001.
27. A. Snavely, L. Carrington, N. Wolter, J. Labarta, R. Badia, and A. Purkayastha. A framework for performance modeling and prediction. In Supercomputing '02, pages 1-17. IEEE Computer Society Press, 2002.
28. A. Srivastava and A. Eustace. Atom: a system for building customized program analysis tools. In PLDI '94, pages 196-205. ACM Press, 1994.
29. C. B. Stunkel, B. Janssens, and W. K. Fuchs. Address tracing for parallel machines. Computer, 24(1):31-38, 1991.
30. R. A. Uhlig and T. N. Mudge. Trace-driven memory simulation: A survey. ACM Computing Surveys, 29(2): 128-170, 1997.
31. X. Vera, N. Bermudo, J. Llosa, and A. Gonzalez. A fast and accurate framework to analyze and optimize cache memory behavior. ACM Trans. Program. Lang. Syst., 26(2):263-300, 2004.
32. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. Smarts: accelerating microarchitecture simulation via rigorous statistical sampling. In ISCA '03: Proceedings of the 30th annual international symposium on Computer architecture, pages 84-97. ACM Press, 2003.
33. H. Zhenchun and L. Sanli. Ipuloc - exploring dynamic program locality with the instruction processing unit for filling memory gap. J. Comput. Sci. Technol., 17(2): 172-180, 2002.