-
1
-
-
0022769976
-
Graph-based algorithms for boolean function manipulation
-
Aug
-
R. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Trans. on Computers, C-35(8), Aug 1986.
-
(1986)
IEEE Trans. On Computers
, vol.C-35
, Issue.8
-
-
Bryant, R.1
-
2
-
-
35048900689
-
Symbolic model checking: 1020 states and beyond
-
J.R. Burc h, E.M. Clark e, K.L. McMillan, D.L. Dill, and L.J. Hwang. Symbolic model checking: 1020 states and beyond. Information and Computation, (98), 1992.
-
(1992)
Information and Computation
, vol.98
-
-
Burc H, J.R.1
Clark E, E.M.2
McMillan, K.L.3
Dill, D.L.4
Hwang, L.J.5
-
3
-
-
0001801746
-
Protocol verification as a hardware design aid
-
D.L. Dill, A.J. Drexler, A.J. Hu, and C.H. Yang. Protocol verification as a hardware design aid. In IEEE International Conference on Computer Design: VLSI in Computers and Processors, pages 522–5, 1992.
-
(1992)
In IEEE International Conference on Computer Design: VLSI in Computers and Processors
, pp. 522-525
-
-
Dill, D.L.1
Drexler, A.J.2
Hu, A.J.3
Yang, C.H.4
-
6
-
-
0028553477
-
New techniques for efficient verification with implicitily conjoined bdds
-
A.J. Hu, G. York, and D.L. Dill. New techniques for efficient verification with implicitily conjoined bdds. In 31st IEEE Design Automation Conference, pages 276–282, 1994.
-
(1994)
In 31St IEEE Design Automation Conference
, pp. 276-282
-
-
Hu, A.J.1
York, G.2
Dill, D.L.3
-
9
-
-
0026882239
-
On the obdd-representation of general boolean functions
-
June
-
Heh-Tyan Liaw and Chen-Shang Lin.On the obdd-representation of general boolean functions. IEEE Trans. on Computers, C-41(6), June 1992.
-
(1992)
IEEE Trans. On Computers
, vol.C-41
, Issue.6
-
-
Liaw, H.-T.1
Lin, C.-S.2
-
10
-
-
84947245834
-
-
url: http://sprout.stanford.edu/dill/murphi.html.
-
-
-
-
13
-
-
0030421678
-
Binary decision diagrams on network of workstations
-
R.K. Ranjan, J.V. Sanghavi, R.K. Brayton, and A. Sangiovanni-Vincentelli. Binary decision diagrams on network of workstations. In IEEE International Conference on Computer Design, pages 358–364, 1996.
-
(1996)
In IEEE International Conference on Computer Design
, pp. 358-364
-
-
Ranjan, R.K.1
Sanghavi, J.V.2
Brayton, R.K.3
Sangiovanni-Vincentelli, A.4
-
15
-
-
84947225928
-
-
url: http://netlib.bell-labs.com/netlib/spin/whatispin.html.
-
-
-
-
16
-
-
84947425596
-
Parallelizing the mur(Formula presented) verifier
-
Haifa, Israel, LNCS, Springer
-
U. Stern and D. Dill. Parallelizing the mur(formula presented) verifier. In Proc. 9th Int. Conference on Computer Aided Verification, volume 1254, pages 256–267, Haifa, Israel, 1997. LNCS, Springer.
-
(1997)
In Proc. 9Th Int. Conference on Computer Aided Verification, Volume 1254
, pp. 256-267
-
-
Stern, U.1
Dill, D.2
-
17
-
-
84863899988
-
Using magnetic disk instead of main memory in the murϕ verifier
-
Vancouver, BC, Canada, LNCS, Springer
-
U. Stern and D. Dill. Using magnetic disk instead of main memory in the murϕ verifier. In Proc. 10th Int. Conference on Computer Aided Verification, volume 1427, pages 172–183, Vancouver, BC, Canada, 1998.LNCS, Springer.
-
(1998)
In Proc. 10Th Int. Conference on Computer Aided Verification, Volume 1427
, pp. 172-183
-
-
Stern, U.1
Dill, D.2
-
20
-
-
84947259533
-
-
url: http://verify.stanford.edu/uli/research.html.
-
-
-
|