Circuit for logical-binary functions using MOS floating-gate devices

2nd International Conference on Electrical and Electronics Engineering, ICEEE and XI Conference on Electrical Engineering, CIE 2005

Volumn 2005, Issue , 2005, Pages 211-214

  Santiago, A Medina ^a   Barranca, M A Reyes ^a  

^a DEPARTAMENTO DE FÍSICA   (Mexico)

Author keywords

CMOS; D A converter; Floating gate; Floating gate Potential Diagram; Logical external configuration circuit; NeuMOS; Neuron circuit; Programmable inverter

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL TO ANALOG CONVERSION; GATES (TRANSISTOR); INTERCONNECTION NETWORKS; LOGIC DEVICES;

FLOATING GATE POTENTIAL DIAGRAM; LOGICAL EXTERNAL CONFIGURATION CIRCUIT; NEURON CIRCUIT; PROGRAMMABLE INVERTER;

MOS DEVICES;

EID: 33748916616     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICEEE.2005.1529610     Document Type: Conference Paper

References (8)

1. T. Shibata and T. Ohmi, "An Intelligent MOS transistor featuring gate-level weight sum and threshold operations", IEDM Tech. Dig., 1991, p.919.
2. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weight sum and threshold operations", IEEE Trans. On Electron Devices, Vol-39, No. 6, pp.1444-1455, June 1992.
3. W.S. McCulloch and W. Pitts, "A logic calculus of the ideas immanent in nervous activity", Bull. Math. Biophys. vol.5, p. 115, 1943.
4. T. Shibata and T. Ohmi, "A self-learning neural-network LSI using neuron MOSFET's", 1992 Symposium on VLSI Technology Digest of Technical Papers, p.84.
5. T. Shibata and T. Ohmi, "Neuron MSO Binary-Logic Integrated Circuits- Part I: Design Fundamentals and Soft-Hardware-Logic Circuit Implementation", IEEE Trans. On Electron Devices, Vol-40, No. 3, pp.570-576, March 1993.
6. T. Shibata and T. Ohmi, "Neuron MSO Binary-Logic Integrated Circuits- Part II: Simplifying Techniques of Circuit Configuration and Their Practical Applications", IEEE Trans. On Electron Devices, Vol-40, No. 5, pp.974-979, May 1993.
7. J. Ramírez-Angulo, G. González-Altamirano and S.C. Choi, "Modeling Multiple-input Floating-Gate Transistor for Analog Signal Processing", IEEE International on Circuit and Systems, June 9-12, 1997, Hong Kong.
8. J. Ramírez-Angulo, G. González-Altamirano, "A New Programmable Logic Family Using Multiple-input Floating-Gate Transistor", IEEE 1997.