![]() |
Volumn 2, Issue , 2003, Pages 954-957
|
Implementation of DVB demultiplexer system with system-on-a-programmable-chip FPGA
|
Author keywords
[No Author keywords available]
|
Indexed keywords
DEMULTIPLEXING;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
MOTION PICTURE EXPERTS GROUP STANDARDS;
NETWORK ARCHITECTURE;
APPLICATION REQUIREMENTS;
DEMULTIPLEXERS;
FLEXIBLE ARCHITECTURES;
FUNCTIONAL COMPONENTS;
HARDWARE ARCHITECTURE;
SYSTEM ON A PROGRAMMABLE CHIPS;
TIME TO MARKET;
WORKING PROCESS;
COMPUTER ARCHITECTURE;
|
EID: 33748891010
PISSN: 1523553X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ICASIC.2003.1277369 Document Type: Conference Paper |
Times cited : (5)
|
References (5)
|