Register allocation with instruction scheduling: A new approach

Journal of Programming Languages

Volumn 4, Issue 1, 1996, Pages 21-38

  Pinter, Shlomit S ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

Instruction scheduling; Instruction level parallelism; Register allocation

Indexed keywords

EID: 33748846453     PISSN: 09639306     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (19)

1. G. J. Chaitin, M. A. Auslander, A. K. Chandra, J. Cocke, M. E. Hopkins and P. W. Markst. Register allocation and spilling via graph coloring, Computer Languages, 6 (1981) 47-57.
2. J. Hennessy and T. Gross. Postpass code optimization of pipline constraints, ACM Transactions on Programming Languages and Systems, 5 (1983) 422-448.
3. F. Chow. M. Himelstein, E. Killiam and L. Weber. Engineering a RISC compiler system. In COMPCON Proceedings. IEEE, March 1986.
4. K. O'Brien, B. Hay, J. Minish, H. Schaffer, B. Schloss, A. Shepherd and M. Zaleski. Advanced compiler technology for the RISC System/6000 architecture. In IBM RISC System/6000 Technology, pp. 154-161. IBM SA23-2619, 1990.
5. J. R. Goodman and W. Hsu. Code scheduling and register allocation in large basic blocks. In International Conference on Supercomputing, pp. 442-452. ACM, July 1988.
6. D. G. Bradlee, S. J. Eggers and R. R. Henry. Integrated register allocation and instruction scheduling for RISCs. In The 4th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 122-131, April 1991.
7. R. F. Touzeau. A Fortran compiler for the FPS-164 scientific computer. In Proceedings of the SIGPLAN '84 Symposium on Compiler Construction, Vol. 19, pp. 48-57, June 1984.
8. A. V. Aho, R. Sethi and J. D. Ullman. Compilers - Principles, Techniques, and Tools (Addison-Wesley, Reading, MA, 1986).
9. R. Cytron, J. Ferrante, B.K. Rosen, M.N. Wegman and F.K. Zadeck. An efficient method of computing static single assignment form. In Sixteenth Animal Symposium on Principles of Programming Languages, pp. 25-35. ACM, January 1989.
10. H. S. Warren. Instruction scheduling for the IBM RISC system/6000 processor, IBM Journal Research and Development, 34, (1990). pp. 85-92.
11. P. B. Gibbons and S. S. Muchnick. Efficient instruction scheduling for a pipelined architecture. In Proceedings of the SIGPLAN '86 Symposium on Compiler Construction, Vol. 21, pp. 11-16, July 1986.
12. J. A. Fisher. Trace scheduling: A technique for global microcode compaction, ACM Transactions on Computer Systems, C-30 (1981) 478-490.
13. A. Nicolau. Uniform parallelism exploitation in ordinary programs. In International Conference on Parallel Processing, pp. 614-618. ACM and IEEE Computer Society, August 1985.
14. R. Gupta and M. L. Soffa. Region scheduling: an approach for detecting and redistributing parallelism, IEEE Transactions on Software Engineering, 16 (1990) 421-431.
15. D. Bernstein and M. Rodeh. Global instruction scheduling for superscalar machines. In SIGPLAN'91 Conference on Programming Language Design and Implementation, pp. 241-255. ACM, June 1991.
16. S. Davidson, D. Landskov, B. D. Shriver and P. W. Mallett. Some experiments in local microcode compaction for horizontal machines, IEEE Transactions on Computers, C-30 (1981) 460-477.
17. D. Bernstein and I. Gertner. Scheduling expressions on a pipelined processor with a maximal delay of one cycle, ACM Transactions on Programming Languages and Systems, 11(1) (1989) 57-66.
18. K. V. Palem and B. Simons. Scheduling time-critical instructions on risc machines, ACM Transactions on Programming Languages and Systems, 15 (1993) 632-658.
19. S. S. Pinter. Register allocation with instruction scheduling: a new approach. In SIGPLAN'93 Conference on Programming Language Design and Implementation, pp. 248-257, ACM, June 1993.