DraXRouter: Global routing in X-architecture with dynamic resource assignment

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 618-623

  Cao, Zhen ^a   Jing, Tong ^a   Hu, Yu ^b   Shi, Yiyu ^b   Hong, Xianlong ^a   Hu, Xiaodong ^c   Yan, Guiying ^c  

^a TSINGHUA UNIVERSITY   (China)

^b Los Angeles   (United States)

^c INSTITUTE OF APPLIED MATHEMATICS   (China)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BENCHMARKING; INTEGRATED CIRCUITS; MATHEMATICAL INSTRUMENTS; OPTIMIZATION; PROBLEM SOLVING; ROUTERS;

DYNAMIC RESOURCE ASSIGNMENT (DRA); GLOBAL ROUTERS; INTEGRATED CIRCUIT PHYSICAL DESIGN; LIQUID ROUTING MODELS;

COMPUTER ARCHITECTURE;

EID: 33748627691     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. Steven L Teig. The x architecture: Not your father's diagonal wiring. In Proceedings of the international work-shop on System-level interconnect prediction, pages 33-37, San Diego, California, USA., 2002.
2. Martin Paluszewski, Pawel Winter, Martin Zachariasen. A New Paradigm for General Architecture Routing. GLSVLSI '04, April 26-28, 2004, Boston, Massachusetts, USA.
3. Labyrinth, http://www.ece.ucsb.edu/~kastner/labyrinth/
4. Cheng-Kok Koh and P. H. Madden. Manhattan or non-Manhattan? a study of alternative VLSI routing architectures. In Proceedings of the 10th ACM GLSVLSI, pages 47-52, Chicago, IL, USA, 2000.
5. Qi Zhu, Hai Zhou, Tong Jing, Xianlong Hong, Yang Yang. Spanning Graph Based Non-Rectilinear Steiner Tree Algorithms. IEEE Trans. on CAD. 2005, 24(7).
6. Majid Sarrafzadeh, C. K. Wong, Hierarchical Steiner Tree Construction in Uniform Orientations. IEEE Trans. on CAD, 11(9): pp.1095-1103, 1992.
7. H. Chen, F Zhou and C. K. Cheng. The Y-architecture: yet another on-chip interconnect solution. In Proceedings of the ASP-DAC, pages 840-846, Kitakyushu, Japan, 2003.
8. Yu Hu, Tong Jing, Xianlong Hong, Zhe Feng, Xiaodong Hu, Guiying Yan. An Efficient Rectilinear Steiner Minimum Tree Algorithm Based on Ant Colony Optimization. In: Proceedings of IEEE ICCCAS, 2004, Chengdu, China, 1276-1280.
9. T. Mitsuhashi, K. Someha: Performance-oriented layout design, pervasive use of diagonal interconnects reduces wire-length. Design Wave Magazine (2001) 59-64
10. Yu Hu, Tong Jing, Xianlong Hong, Xiaodong Hu, and Guiying Yan. A Routing Paradigm with Novel Resources Estimation and Routability Models for X-Architecture Based Physical Design. SAMOS V, Samos, Greece, 2005.
11. S. Mand and W. C. K. An Introduction to VLSI Physical Design. McGrawHill, USA, 1996.
12. T. Jing, X. Hong, H. Bao, J. Xu, and J. Gu. SSTT: Efficient local search for GSI global routing. Journal of Compute Science and Technology, 18(5):632-639, September 2003.
13. H. Chen, B. Yao, F. Zhou and C. K. Cheng, "Physical Planning of On-Chip Interconnect Architecture, In Proceedings of IEEE Int. Conference on Computer Design, pp. 30-35, Sept. 2002.
14. The x initiative, http://www.xinitiative.org.
15. A. R. Agnihotri and P. H. Madden. Congestion reduction in traditional and new routing architectures. In Proceedings of the 13th ACM GLSVLSI, pages 28-29, Washington, DC, USA, 2003.
16. R. T. Hadsell and P. H. Madden. Improved global routing through congestion estimation. In Proceedings of the 40th conference on Design automation, Anaheim, CA, USA, 2003.
17. H. Chen, B. Yao, F. Zhou and C. K. Cheng. Physical Planning of On-Chip Interconnect Architecture, In Proceedings of IEEE Int. Conference on Computer Design, pp.30-35, 2002.
18. Takashi Mitsuhashi and Kenji Someha. Performance- Oriented Layout Design, Pervasive Use of Diagonal Interconnects Reduces Wire- Length, Design Wave Magazine, pages 59-64, September, 2001.
19. M. R. Garey, R. L. Graham, and D. S. Johnson. The complexity of computing Steiner minimal trees. SIAM Journal on Applied Mathematics, 32(4):835-859, 1977.
20. Tsung-Yi Ho, Chen-Feng Chang, Yao-Wen Chang and Sao-Jie Chen. Multilevel Full-Chip Routing for the X-Based Architecture. DAC 2005, pages597-602, June 13-17, 2005, Anaheim, CA, USA.