Exploiting reference idempotency to reduce speculative storage overflow

ACM Transactions on Programming Languages and Systems

Volumn 28, Issue 5, 2006, Pages 942-965

  Kim, Seon Wook ^a   Ooi, Chong Liang ^b,d   Eigenmann, Rudolf ^b,d   Falsafi, Babak ^c   Vijaykumar, T N ^a,d  

^a Korea University   (South Korea)

^b PURDUE UNIVERSITY   (United States)

^c CARNEGIE MELLON UNIVERSITY   (United States)

^d Purdue University   (United States)

Author keywords

Compiler assisted speculative execution; Idempotent references; Speculation

Indexed keywords

COMPILER-ASSISTED SPECULATIVE EXECUTION; IDEMPOTENT REFERENCES; SPECULATION;

ALGORITHMS; COMPUTER HARDWARE; DATA STORAGE EQUIPMENT; DATA STRUCTURES; HIERARCHICAL SYSTEMS; MATHEMATICAL MODELS;

COMPUTER ARCHITECTURE;

EID: 33748522708     PISSN: 01640925     EISSN: 01640925     Source Type: Journal    
DOI: 10.1145/1152649.1152653     Document Type: Article

References (14)

1. BANERJEE, U. 1988. Dependence Analysis for Supercomputing. Kluwer, Boston, MA.
2. BLUME, W., DOALLO, R., EIGENMANN, R., GROUT, J., HOEFLINGER, J., LAWRENCE, T., LEE, J., PADUA, D., PAEK, Y., POTTENGER, B., RAUCHWERGER, L., AND TU, P. 1996. Parallel programming with Polaris. IEEE Comput. 78-82.
3. GOPAL, S., VIJAYKUMAR, T., SMITH, J. E., AND SOHI, G. S. 1998. Speculative versioning cache. In Proceedings of the 4th IEEE Symposium on High-Performance Computer Architecture (HPCA-4), 195-205.
4. GUPTA, M. 1998. Techniques for speculative runtime parallelization of loops. In Proceedings of the International Conference on Supercomputing (ICS),
5. HALL, M. W., ANDERSON, J. M., AMARASINGHE, S. P., MURPHY, B. R., LIAO, S.-W., BUGNION, E., AND LAM, M. S. 1996. Maximizing multiprocessor performance with the SUIF compiler. IEEE Comput. 84-89.
6. HAMMOND, L., WILLEY, M., AND OLUKOTUN, K. 1998. Data speculation support for a chip multiprocessors. In Proceedings of the 8th ACM Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).
7. OOI, C.-L., KIM, S. W., PARK, I., EIGENMANN, R., FALSAFI, B., AND VIJAYKUMAR, T. N. 2001. Multiplex: Unifying conventional and speculative thread-level parallelism on a chip multiprocessor. In Proceedings of the International Conference on Supercomputing (ICS). ACM Press, 368-380.
8. RAUCHWERGER, L. AND PADUA, D. 1995. The LRPD test: Speculative runtime parallelization of loops with privatization and reduction parallelization. In Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation.
9. SOM, G. S., BREACH, S. E., AND VIJAYKUMAR, T. N. 1995. Multiscalar processors. In Proceedings of the 22nd International Symposium on Computer Architecture (ISCA-22). 414-425.
10. STEFFAN, J. G., COLOHAN, C. B., ZHAI, A., AND MOWRY, T. C. 2000. A scalable approach to threadlevel speculation. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA-27).
11. SUN MICROSYSTEMS. 1999. MAJC architecture tutorial. White Paper.
12. TU, P. AND PADUA, D. 1993. Automatic array privatization. In Proceedings of 6th Workshop on Languages and Compilers for Parallel Computing (Portland, OR), Lecture Notes in Computer Science, U. Banerjee et al., eds. vol. 768, 500-521.
13. VIJAYKUMAR, T. N. AND SOM, G. S. 1998. Task selection for a multiscalar processor. In Proceedings of the 31st International Symposium on Microarchitecture (MICRO-31).
14. ZHANG, Y., RAUCHWERGER, L., AND TORRELLAS, J. 1999. Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture (HPCA-5).