|
Volumn 50, Issue 4, 2006, Pages 528-540
|
Improved genetic algorithm for VLSI floorplan design with non-slicing structure
|
Author keywords
Floorplan design problem; Genetic algorithm; Non slicing structure; Sequence pair
|
Indexed keywords
BENCHMARKING;
GENETIC ALGORITHMS;
OPTIMIZATION;
PROBLEM SOLVING;
PRODUCTION ENGINEERING;
VLSI CIRCUITS;
COMBINATORIAL OPTIMIZATION;
FLOORPLAN DESIGN PROBLEM;
NONSLICING STRUCTURE;
SEQUENCE PAIR;
INTEGRATED CIRCUIT LAYOUT;
|
EID: 33748325799
PISSN: 03608352
EISSN: None
Source Type: Journal
DOI: 10.1016/j.cie.2005.01.023 Document Type: Article |
Times cited : (12)
|
References (8)
|