Synthesis of high-speed A/D converter architectures with flexible functional simulation capabilities

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 1992, Pages 2156-2159

  Vital, João C ^a   Franca, José E ^a  

^a INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; COMPUTER AIDED DESIGN; HIGH LEVEL SYNTHESIS;

A/D CONVERTER; AID CONVERTERS; CHARGE REDISTRIBUTION; ELECTRICAL PARAMETER; FLASH QUANTIZER; FUNCTIONAL SIMULATIONS; HIGH SPEED; MIXED SIGNAL;

MEMORY ARCHITECTURE;

EID: 33747784418     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.1992.230565     Document Type: Conference Paper

References (18)

1. P. E. Allen, "A Tutorial - Computer Aided Design of Analog Integrated Circuits", Proc. IEEE CICC, pp. 608-616, 1986.
2. J. E. Franca, "Present Role and Future Trends of Analog Design Automation", 6th. Esprit Conference, Brussels, Nov. 1989.
3. G. Jusuf, P. R. Gray, A. Sangiovanni-Vincentelli, "CADICS - Cyclic Analog-to-Digital Converter Synthesis", Proc. Summer Course on Systematic Analogue Design, part 3, Belgium, June 1990.
4. S. Sabiro, P. Senn, M. Tawfik, "HiFADiCC: A Prototype Framework of a Highly Flexible Analog to Digital Converters Silicon Compiler", Proc. IEEE ISC AS, pp. 1114-1117, May 1990.
5. P. E. Allen, P. Barton, "A Silicon Compiler for Successive Approximations A/D and D/A Converters", Proc. IEEE CICC, pp. 608-616, May 1986.
6. W. Helms, B. Byrkett, "Compiler Generation of A to D Converters", Proc. IEEE CICC, pp. 161-164, May 1987.
7. N. C. Horta, J. E. Franca, C. A. Leme, "Framework for Architecture Synthesis of Data Conversion Systems Employing Binary Weighted Capacitor Arrays", Proc. IEEE ISCAS, pp. 1789-1792, June 1991.
8. A. Dingwall, "Monolithic Expandable 6 Bit 20 MHz CMOS/SOS A/D Converter", IEEE JSSC, Vol. SC-14, No. 6, pp. 926-932, Dec. 1979.
9. T. Tsukada, Y. Nakatani, E. Imaizumi, Y. Toba, S. Ueda, "CMOS 8b 25 MHz Flash ADC", IEEE ISSCC Dig. Techn. Papers, pp 34-35, Feb. 1985.
10. A. Dingwall, V. Zazzu, "An 8 MHz 8b CMOS Subranging ADC", IEEE ISSCC Dig. Techn. Papers, pp. 72-73, Feb. 1985.
11. D. Kerth, N. Sooch, E. Swanson, "A 12-bit 1-MHz Two-Step Flash ADC", IEEE JSSC, Vol. 24, No. 2, pp. 250-255, April 1989.
12. J. Doernberg, P. R. Gray, D. A. Hodges, "A 10-bit 5-Msample/s CMOS Two-Step Flash ADC", IEEE JSSC, Vol. 24, No. 2, pp. 241-249, April 1989.
13. B.-S. Song, S.-H. Lee, M. Tompsett, "A 10b 15MHz Recycling Two- Step A/D Converter", IEEE ISSCC Dig. Techn. Papers, pp 158-159, Feb. 1990.
14. S. H. Lewis, P. R. Gray, "A Pipelined 5-MHz 9b ADC", IEEE ISSCC Dig. Techn. Papers, pp. 210-211, Feb. 1987.
15. F. Maloberti, G. Torelli, C. Vacchi, "A Novel Approach for High- Frequency Pipelined A/D Conversion", Proc. IEEE ISCAS, pp. 1669-1672, June 1988.
16. Y.-M. Lin, B. Kim, P. R. Gray, "A 13-b 2.5-MHz Self-Calibrated Pipelined A/D Converter in 3μm CMOS", IEEE JSSC, Vol. 26, No. 4, pp. 628-636, April 1991.
17. J. Doernberg, H.-S. Lee, D. A. Hodges, "Full-Speed Testing of A/D Converters", IEEE JSSC, Vol. SC-19, No. 6, pp. 820-827, Dec. 1984.
18. ANACAD, FIDELDO USERS MANUAL, Jan. 1991