Canonical Restricted mixed-polarity exclusive sums of products

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 1992, Pages 17-20

  Csanky, Laszlo ^a   Perkowski, Marek ^a   Schaefer, Ingo ^a  

^a PORTLAND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

NETWORKS (CIRCUITS);

CONVENTIONAL NORMAL FORM; FUNDAMENTAL PROPERTIES; GENERALIZED REED MULLERS; LOWER BOUNDS; REED-MULLER; SUM OF PRODUCTS; SUMS OF PRODUCTS; UPPER BOUND;

HEURISTIC ALGORITHMS;

EID: 33747741998     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.1992.230025     Document Type: Conference Paper

References (40)

1. BESSLICH, PH. V., "Efficient Computer Method for EXOR Logic Design", Proc. IEE, Vol. 130, Part E, CDT, No. 6., pp. 203-206, 1983.
2. BESSUCH, PH. V., and M. W. Riege, "An Efficient Algorithm for Logic Synthesis of Mod-2 Sums Expressions", EuroASIC, Paris, France, May 1991, Proc. IEEE Compu. Soc. Press.
3. BIOUL, G., DAVIO, D., and DESCHAMPS J. P.. "Minimization of ring-sum expansions of Boolean functions", Philips Research Report, Vol. 28, pp. 17-36, 1973.
4. BRAND, D., and SASAO. T., "On the Minimization of And-Exor Expressions", 23 FTC, pp. 1-9, 1990.
5. CAUNGAERT, P., "Switching function canonical forms based on commutative and associative binary operations", AIEE Trans., Vol. 79, pp. 808-814, January 1961.
6. COHN, M., "Switching Function Canonical Forms over Integer Fields", PhD. Dissert., Harvard Univ., Cambr., MA, Dec. 1960.
7. COHN, M., "Inconsistent canonical forms of switching functions", IRE Trans. Electron. Comput., Vol. EC-11, p. 284, April 1962.
8. CONCURRENT LOGIC INC., Preliminary Product Catalog, 1991.
9. CSANKY, L., "On the Generalized Reed-Muller Canonical Form of Boolean Functions", M. S. Thesis, Univ. of CA, Berkeley, Dec. 4, 1972, CA, 94720.
10. CSANKY, L., "Topics for the Qualifying Examination", Nov. 15, 1973, Univ. of CA, Berkeley, CA 94720.
11. CSANKY, L., PERKOWSKI, M. A., and SCHAEFER, I., "Canonical Restricted Mixed-Polarity Exclusive Sums of Products and the Efficient Algorithm for their Minimization", PSU Report, 1991.
12. DAVIO, M., "Ring-Sum Expansions of Boolean Functions", Proc. of the Symp. on Computers and Automata, Polyt. Inst. of Brooklyn. Apr. 13-15, pp. 411-418, 1971.
13. DAVIO, M., DESCHAMPS, J. P., and THAYSE, A., "Discrete and Switching Functions", McGraw-Hill Book Co., Inc., New York, 1978.
14. DETJENS, E., "FPGA devices require FPGA-specific synthesis tools", Computer Design, p. 124, Nov. 1990.
15. EVEN, S., KOHAVI, I., and PAZ, A., "On minimal modulo-2 sum of products for switching functions", IEEE Trans. on Electron. Computers, pp. 671-674, October 1967.
16. FLEISHER, H., TAVEL, M., and YEAGER, J., "Exclusive-OR representations of Boolean functions", IBM J. Res. Develop., Vol. 27, pp. 412-416, July 1983.
17. FLEISHER, H., TAVEL, M., and YEAGER, J., "A Computer Algorithm for Minimizing Reed-Muller Canonical Forms", IEEE Trans. on Computers, Vol. C-36, No. 2, February 1987.
18. FUJIWARA, H., "Logic Testing and Design for Testability", Computer System Series, The MIT Press, 1986.
19. GOTHIC CRELLON. "The Beginners Guide to Programmable ASICs", 1990.
20. GREEN, D., "Modern Logic Design", Electronic Systems Engineering Series, 1986.
21. GREEN, D., "Families of Reed-Muller canonical forms", Int. J. Electronics, Vol. 70, No. 2, pp. 259-280, Jan. 1991.
22. HELLTWELL, M., and PERKOWSKI, M. A., "A Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms", Proc. 25-th ACM/IEEE DAC, paper 28.2, pp. 427-432, June 12-June 15, 1988.
23. KODANDAPANI, K. L., "A note on easily testable realizations for logical functions", IEEE Trans. Comp., Vol. C-23, pp. 332-333, 1974.
24. LANDMANN. H., "Logic Synthesis at Sun", IEEE conference paper, CH2686-4/89/OO0O/O469, 1989.
25. LUI, P. K., and J. MUZIO, "Boolean Matrix Transforms for the Parity Spectrum and the Minimization of Modulo-2 Canonical Expansions", Dept. Comp. Sci., Univ. of Victoria, CA, DCS-135-IR, July 1990.
26. MONOLTTIC MEMORIES, INC., "XOR PLDs simplify design of counters and other devices", EDN, May 28, 1987.
27. MUKERJEE, M. R., "Minimization of Ring-Sum Expansion of Mixed Polarity", AMSE Symp. on Modeling and Simulation, Greensboro, Oct. 1990.
28. PAPAKONSTANTINOU, G., "Minimization of modulo-2 sum of products", IEEE Trans. on Computers., Vol. C-28, pp. 163-167, February 1979.
29. PERKOWSKI, M. A., and CHRZANOWSKA-JESKE, M., "An Exact Algorithm to Minimize Mixed-Radix Exclusive Sums of Products for Incompletely Specified Boolean Functions", Proc. Intern. Symp. on Circ. and Syst., May 1990.
30. PERKOWSKI, M. A., DYSKO, P., and FALKOWSKI, B. J., "Two Learning Methods for a Tree-Search Combinatorial Optimizer", Proc. of IEEE Intern. Phoenix Conf. on Comp. and Comm., Scottsdale, Arizona, March 1990.
31. PERKOWSKI, M. A., SCHAEFER, I., and CSANKY, L., "Logic Minimization of Regular Arrays with EXOR and NAND Gates", PSU Report, 1991.
32. PITTY, E., "A Critique of the GATEMAP Logic Synthesis System", The Plessey Company, Report. 1988.
33. REDDY, S. M., "Easily Testable Realizations for Logic Functions", IEEE Trans. on Comput., Vol. C-21, No. 11, pp. 1183-1188, Nov. 1972.
34. SARABI, A., and M. A. PERKOWSKI, "Fast Exact and Quasi-Minimal Minimization of Highly Testable Fixed-Polarity AND/EXOR Canonical Networks", PSU Report 1991, also submitted to DAC'92.
35. SASAO, T.. and BESSLICH, P.. "On the Complexity of MOD-2 Sum PLA", Institute of Electronics and Communication Engineers of Japan, FTS86-17, pages 1-8, Nov. 17, 1986.
36. SASAO. T., "EXMIN: A Simplification Algorithm for Exclusive-OR-Sum-of-Products Expressions for Multiple-Valued Input Two-Valued Output Functions", Proc. of 20th Int. Symp. on Multiple-Valued Logic, pp. 128-135, May 1990.
37. SASAO, T., "On the Complexity of Some Classes of AND-EXOR Expressions", FTS 91-35, 1991.
38. SAUL, J. M., "An Improved Algorithm for the Minimization of Mixed Polarity Reed-Muller Representations", Proc. ICCD'90, pp. 372-375, Sept. 1990.
39. SCHAEFER, I., "An Effective Cube Comparison Method for Discrete Spectral Transformations of Logic Functions", M. Sc., Thesis, May 1990.
40. XILINX, Inc., "The Programmable Gate Array Data Book", 1991.