Compressing heap data for improved memory performance

Software - Practice and Experience

Volumn 36, Issue 10, 2006, Pages 1081-1111

  Zhang, Youtao ^a   Gupta, Rajiv ^b  

^a The University of Texas at Dallas   (United States)

^b University of Arizona   (United States)

Author keywords

Common prefix pointers; Data compression; Data memory footprint; Data packing; DCX instructions; Narrow data

Indexed keywords

COMPUTER PROGRAMMING; DATA STORAGE EQUIPMENT; DATA STRUCTURES; ELECTRIC POWER UTILIZATION;

COMMON PREFIX POINTERS; DATA MEMORY FOOTPRINT; DATA PACKING; DCX INSTRUCTIONS; NARROW DATA;

DATA COMPRESSION;

EID: 33747137056     PISSN: 00380644     EISSN: 1097024X     Source Type: Journal    
DOI: 10.1002/spe.729     Document Type: Article

References (20)

1. Stanford SUIF, http://www.suif.stanford.edu/.
2. Burger D, Austin T. The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin-Madison, 1997.
3. Carlisle MC, Rogers A. Software caching and computation migration in Olden. Proceedings of the ACM Symposium on Principles and Practice of Parallel Programming, Santa Barbara, CA, July 1995. ACM Press: New York, 1995; 29-38.
4. Chilimbi TM, Hill MD, Larus JR. Cache-conscious structure layout. Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, Atlanta, GA. ACM Press: New York, 1999; 1-12.
5. Truong DN, Bodin F, Seznec A. Improving cache behavior of dynamically allocated data structures. Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, Paris, France, 1998. IEEE Computer Society Press: Los Alamitos, CA, 1998; 322-329.
6. Chi-Keung Luk, Mowry TC. Memory forwarding: Enabling aggressive layout optimizations by guaranteeing the safety of data relocation. Proceedings of the 26th Annual International Symposium on Computer Architecture, Atlanta, GA. IEEE Computer Society Press: Los Alamitos, CA, 1999; 88-99.
7. Calder B, Krintz C, John S, Austin T. Cache-conscious data placement. Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA. ACM Press: New York, 1998; 139-149.
8. Chilimbi TM, Davidson B, Larus JR. Cache-conscious structure definition. Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, Atlanta, GA. ACM Press: New York, 1999; 13-24.
9. Brooks D, Tiwari V, Martonosi M. Wattch: A framework for architectural-level power analysis and optimizations. Proceedings of the 27th International Symposium on Computer Architecture, Vancouver, BC, Canada. IEEE Computer Society Press: Los Alamitos, CA, 2000; 83-94.
10. Zhang Y, Yang J, Gupta R. Frequent value locality and value-centric data cache design. Proceedings of the ACM 9th International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, MA. ACM Press: New York, 2000; 150-159.
11. Yang J, Zhang Y, Gupta R. Frequent value compression in data caches. Proceedings of the IEEE/ACM International Symposium on Microarchitecture, Monterey, CA. ACM Press: New York, 2000; 258-265.
12. Stephenson M, Babb J, Amarasinghe S. Bitwidth analysis with application to silicon compilation. Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, Vancouver, BC, Canada. ACM Press: New York, 2000; 108-120.
13. Davidson JW, Jinturkar S. Memory access coalescing: A technique for eliminating redundant memory accesses. Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, Orlando, FL. ACM Press: New York, 1994; 186-195.
14. Cao Y, Yasuura H. Low-energy design using datapath width optimization for embedded processor-based systems. IPSJ Journal 2002; 43(5):1348-1356.
15. Loh G. Exploiting data-width locality to increase superscalar execution bandwidth. Proceedings of the IEEE/ACM International Symposium on Microarchitecture, Istanbul, Turkey, November 2002. ACM Press: New York, 2002.
16. Peleg A, Weiser U. MMX technology extension to the intel architecture. IEEE Micro 1996; 16(4):51-59.
17. Larsen S, Amarasinghe S. Exploiting superword level parallelism with multimedia instruction sets. Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, Vancouver, BC, Canada. ACM Press: New York, 2000; 145-156.
18. Tyler J, Lent J, Mather A, Nguyen HV. Altivec™: Bringing vector technology to the powerpc™ processor family. Proceedings of the IEEE International Performance, Computing and Communication Conference, Phoenix, AZ, 1999.
19. Chen G, Kandemir M, Vijaykrishnan N, Irwin MJ, Mathiske B, Wolczko M. Heap compression for memory-constrained Java environments. Proceedings of the 18th Annual ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, Anaheim, CA, October 2003. ACM Press: New York, 2003; 282-301.
20. Vijaykrishnan N, Kandemir M, Kim S, Tomar S, Sivasubramaniam A, Irwin MJ. Energy behavior of Java applications from the memory perspective. Proceedings of the USENIX Java Virtual Machine Research and Technology Symposium, Monterey, CA, April 2001. USENIX Association: Berkeley, CA, 2001.