Integration of a NOC-based multimedia processing platform

Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL

Volumn 2005, Issue , 2005, Pages 606-611

  Ahonen, Tapani ^a   Nurmi, Jari ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; FIELD PROGRAMMABLE GATE ARRAYS; INTEGRATED CIRCUITS; INTERFACES (COMPUTER); NETWORK PROTOCOLS; RESOURCE ALLOCATION;

COPROCESSORS; FLOATING-POINT COPROCESSORS; MULTIMEDIA PROCESSING;

MULTIMEDIA SYSTEMS;

EID: 33746913515     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2005.1515796     Document Type: Conference Paper

References (10)

1. D. Sigüenza-Tortosa and J. Nurmi, "From buses to networks," in Interconnect-Centric Design for Advanced SoC and NoC, J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, Eds. Kluwer Academic, 2004, ch. 9, pp. 231-251.
2. T. Ahonen et al., "A brunch from the coffee table - case study in NoC platform design," in Interconnect-Centric Design for Advanced SoC and NoC, J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, Eds. Kluwer Academic, 2004, ch. 16, pp. 425-453.
3. I. Saastamoinen, D. Sigüenza-Tortosa, and J. Nurmi, "An IP-based on-chip packet-switched network," in Networks on chip, A. Jantsch and H. Tenhunen, Eds. Kluwer Academic, 2003, ch. 10, pp. 193-213.
4. OCP-IP Association, Open Core Protocol Specification Release 1.0. OCP-IP, 2001, www.ocpip.org.
5. VSIA On-Chip Bus Development Working Group, Virtual Component Interface Standard Version 2 (OCB 2 2.0). VSI Alliance™, April 2001, www.vsi.org.
6. J. Kylliäinen, J. Nurmi, and M. Kuulusa, "COFFEE-a core for free," in Proceedings of the International Symposium on System-on-Chip, Tampere, Finland, November 2003.
7. Institute of Digital and Computer Systems, COFFEE™ RISC Core. Tampere University of Technology, 2005, http://coffee.tut.fi/.
8. S. Virtanen, J. Lilius, and T. Westerlund, "A processor architecture for the TACO protocol processor development framework," in Proceedings of the 18th IEEE NORCHIP Conference, Turku, Finland, November 2000, pp. 204-211.
9. S. Virtanen, J. Lilius, T. Nurmi, and T. Westerlund, "TACO: Rapid design space exploration for protocol processors," in the Ninth IEEE/DATC Electronic Design Processes Workshop Notes, Monterey, CA, USA, April 2002.
10. H. Corporaal, Microprocessor Architectures - from VLIW to TTA. John Wiley and Sons Ltd., Chichester, West Sussex, England, 1998.