Behavioural modeling and simulation of a switched-current Phase Locked Loop

BMAS 2005 - Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation Workshop

Volumn 2005, Issue , 2005, Pages 31-36

  Wilson, Peter ^a   Wilcock, Reuben ^a   Al Hashimi, Bashir ^a   Brown, Andrew D ^a  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; PHASE LOCKED LOOPS; STATISTICAL METHODS;

ANALOG IC; BUILDING BLOCK; DESIGN FLOW; DESIGN PLATFORM;

BEHAVIORAL RESEARCH;

EID: 33746809038     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BMAS.2005.1518183     Document Type: Conference Paper

References (11)

1. C. Toumazou, J. B. Hughes, and N. C. Battersby, Switched-currents: an analogue technique for digital technology: Peter Peregrinus Ltd., 1993.
2. J. B. Hughes, A Worapishet, and C. Toumazou, "Switched-Capacitors Versus Switched-Currents: A Theoretical Comparison," presented at IEEE International Symposium on Circuits and Systems, vol. 2, pp 409-412, May 2000.
3. D. M. W. Leenaerts, G. G. Persoon, and B. M. Putter, "CMOS switched current phase-locked loop," IEE Proceedings - Circuit Devices and Systems, vol. 144, pp. 75-77, April 1997.
4. J. B. Hughes, "Top-down Design of a Switched-Current Video Filter," IEE Proceedings - Circuit Devices and Systems, vol. 147, pp. 73, Feburary 2000.
5. Y. Sun, Design of high frequency integrated analogue filters: IEE Press, 2002.
6. D. J. Allstot, G. Liang, and H. C. Yang, "Current-mode logic techniques for CMOS mixed-mode ASICs," presented at IEEE Custom Integrated Circuits Conference, vol. 2, pp. 1-4, May 1991.
7. Barcelona Design, http://www.barcelonadesign.com, 2004
8. R. Wilcock, P.R. Wilson and B.M. Al-Hashimi, "A Novel Switched-Current Phase Locked Loop", ISCAS 2005
9. Kozak, M.; Friedman, E.G.,"Design and simulation of Fractional-N PLL frequency synthesizers", ISCAS '04, 2004, pp:IV - 780-3 Vol.4
10. Karray, M.; Seon, J.K.; Charlot, J.-J.; Nasmoudi, N., "VHDL-AMS modeling of a new PLL with an inverse sine phase detector (ISPD PLL)", BMAS 2002, pp:80 - 83
11. Abdennadher, S.,"Flow for phase locked loop mixed signal simulation and characterization using behavioral modeling", Southwest Symposium on Mixed-Signal Design, 2003, pp:66 -70