Energy-aware implementation of hard-real-time systems upon multiprocessor platforms

16th ISCA International Conference on Parallel and Distributed Computing Systems 2003, PDCS 2003

Volumn , Issue , 2003, Pages 430-435

  Anderson, James H ^a   Baruah, Sanjoy K ^a  

^a UNIVERSITY OF NORTH CAROLINA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY EFFICIENCY; ENERGY UTILIZATION; GREEN COMPUTING; INTERACTIVE COMPUTER SYSTEMS; MULTIPROCESSING SYSTEMS; POWER MANAGEMENT; SCHEDULING ALGORITHMS;

COMPUTING CAPACITY; ENERGY AWARE; ENERGY EFFICIENT; HARD REAL-TIME SYSTEMS; MULTI-PROCESSOR PLATFORMS; MULTIPROCESSOR SCHEDULING ALGORITHMS; NON-EXISTENCE; REAL - TIME SYSTEM; REAL- TIME; UNIPROCESSORS;

REAL TIME SYSTEMS;

EID: 33746690072     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (6)

1. CHANDRAKASAN, A. P., SHENG, S., AND BRODERSEN, R. W.. Low-power CMOS digital design. IEEE Journal of Solid-State Circuits 27, 4 (1992), 119-123.
2. FERRARI, A., GARUE, S., PERI, M., PEZZINI, S., VALSECCHI, L., ANDRBTTA, F-, AND NESCI, W. The design and imple¬mentation of a dual-core platform for power-train systems. In Convergence 2000 (Detriot (MI), USA, October 2000).
3. GAI, P., LIPARI, G., AND DI NATALE, M. Minimizing memory utilization of real-time task sets in single and multi-processor systems-on-a-chip. In Proceedings of the IEEE Real-Time Sys¬tems Symposium (December 2001), IEEE Computer Society Press.
4. GOOSSENS, J., FUNK, S., AND BARUAH, S. Priority-driven scheduling of periodic task systems on multiprocessors. Real Time Systems. To appear.
5. HONG, L, KIROVSKI, D., QU, G., POTKONJAK, M., AND SRIVASTAVA, M. B. Power optimization of variable voltage core-based systems. IEEE Transactions of Computer-Aided Design of Integrated Circuits and Systems 18, 12 (1999), 1702-14.
6. WOLFE, W. Computers as Components: Principles of Embedded Computing Systems Design. Morgan Kaufmann Publishers, 2000.