Evolving digital circuits using hybrid particle swarm optimization and differential evolution

International Journal of Neural Systems

Volumn 16, Issue 3, 2006, Pages 163-177

  Moore, Phillip W ^a   Venayagamoorthy, Ganesh K ^a  

^a Architectural and Environmental Engineering   (United States)

Author keywords

Combinational logic circuits; Differential evolution; Evolvable hardware; hybrid algorithms; Particle swarm optimization

Indexed keywords

ALGORITHM; ANIMAL; ARTICLE; ARTIFICIAL NEURAL NETWORK; AUTOMATED PATTERN RECOGNITION; BIOLOGICAL MODEL; HUMAN; MATHEMATICS;

ALGORITHMS; ANIMALS; HUMANS; MATHEMATICS; MODELS, BIOLOGICAL; NEURAL NETWORKS (COMPUTER); PATTERN RECOGNITION, AUTOMATED;

EID: 33746405239     PISSN: 01290657     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0129065706000585     Document Type: Article

References (21)

1. M. Karnaugh, The map method for synthesis of combinational logic circuits, AIEE Trans. 72(9) (1953) 593-599.
2. W. V. Quine, A way to simplify truth functions, American Mathematical Monthly 62(9) (1955) 627-631.
3. E. J. McCluskey, Minimization of Boolean functions, Bell Systems Technical Journal 35(5) (1956) 1417-1444.
4. C. A. Coello, A. D. Christiansen and A. A. Hernández, Automated design of combinational logic circuits using genetic algorithms, in Proc. Intl. Conf. on Artificial Neural Nets and Genetic Algorithms, (University of East Anglia, Norwich, England), (1997) pp. 335-338.
5. J. F. Miller, D. Job and V. K. Vassiley, Principles in the evolutionary design of digital circuits, Journal of Genetic Programming and Evolvable Machines 1(1) (2000) 8-35.
6. C. A. Coello, E. H. Luna and A. H. Aguirre, A comparative study of encodings to design combinational logic circuits using particle swarm optimization, in NASA/DoD Conference on Evolvable Hardware, (Seattle, Washington) (2004) pp. 71-78.
7. V. G. Gudise and G. K. Venayagamoorthy, Evolving digital circuits using particle swarm, in Proc. of the INNS-IEEE Intl. Joint Conf. on Neural Networks, (Portland, OR) (2003) pp. 468-472.
8. E. H. Luna, C. A. Coello and A. H. Aguirre, On the use of a population-based particle swarm optimizer to design combinational logic circuits, in NASA/DoD Conference, (Seattle, WA, USA) (2004) pp. 183-190.
9. R. C. Eberhart and J. Kennedy, A new optimizer using particles swarm theory, in Proc. Sixth Intl. Symposium on Micro Machine and Human Science, (Nagoya, Japan) (IEEE Service Center, Piscataway, NJ) (1995) pp. 39-43.
10. X. Hu, R. C. Eberhart and Y. Shi, Engineering optimization with particle swarm, in IEEE Swarm Intelligence Symposium, (Indianapolis, IN, USA) (2003) pp. 53-57.
11. J. Kennedy and R. C. Eberhart, A discrete binary version of the particle swarm algorithm, in IEEE Conf. on Systems, Man and Cybernetics, (Orlando, FL, USA) 5 (1997) 4104-4108.
12. R. Storn and K. Price, Differential evolution - a simple and efficient adaptive scheme for global optimization over continuous spaces, Technical Report, (Berkley, California) (1995) TR-95-012.
13. V. Feoktistov and S. Janaqi, Generalization of the strategies in differential evolution, in IEEE 18th Intl. Parallel and Distributed Processing Symposium (IPDPS'04) - Workshop 6, (Sante Fe, New Mexico) (2004) p. 165.
14. K. V. Price, An Introduction to Differential Evolution, New Ideas in Optimization. (McGraw-Hill, London, UK) ISBN 007-709506-5 pp. 79-108.
15. W. Zhang and X. Xie, DEPSO: Hybrid particle swarm with differential evolution operator, in IEEE Intl. Conf. on Systems, Man and Cybernetics, 4 (2003) 3816-3821.
16. th Intl. Conf. on Soft Computing, (Brno, Czech Republic) (2001) 50-57.
17. C. A. Coello and A. H. Aguirre, Design of combinational logic circuits through an evolutionary multiobjective optimization approach, Artificial Intelligence for Engineering, Design, Analysis and Manufacture 16(1) (2002) 39-53.
18. P. W. Moore and G. K. Venayagamoorthy, Evolving digital circuits using hybrid particle swarm optimization and differential evolution, in Conf. on Neuro-Computing and Evolving Intelligence, (Auckland, New Zealand) (2004) pp. 71-73.
19. V. G. Gudise and G. K. Venayagamoorthy, Evolving digital circuits using particle swarm, in Proc. of the INNS-IEEE Intl. Joint Conf. on Neural Networks, (Portland, OR) (2003) pp. 468-472.
20. V. G. Gudise and G. K. Venayagamoorthy, FPGA placement and routing using particle swarm optimization, in IEEE Computer Society Annual Symposium on VLSI Emerging Trends in VLSI Systems Design, (Lafayette, Louisiana) (2004) pp. 307-308.
21. C. A. Coello, A. H. Aguirre and B. P. Buckles, Evolutionary multiobjective design of combinational logic circuits, in The Second NASA/DoD Workshop on Evolvable Hardware, (Palo Alto, California) (2000) pp. 161-170.