GETB - A gigabit ethernet application platform: Its use in the ATLAS TDAQ network

IEEE Transactions on Nuclear Science

Volumn 53, Issue 3, 2006, Pages 817-825

  Ciobotaru, Matei ^a,b   Stancu, Stefan ^c   LeVine, Micheal ^d   Martin, Brian ^a  

^a CERN   (Switzerland)

^b UNIVERSITY POLITEHNICA OF BUCHAREST   (Romania)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d BROOKHAVEN NATIONAL LABORATORY   (United States)

Author keywords

ATLAS Trigger and Data Acquisition (TDAQ) system; Computer networks; Development platform; Field programmable gate array (FPGA); Gigabit Ethernet; Handel C; Traffic generator

Indexed keywords

ATLAS TRIGGER AND DATA ACQUISITION (TDAQ) SYSTEMS; DEVELOPMENT PLATFORM; GIGABIT ETHERNET; HANDEL-C; TRAFFIC GENERATORS;

COMPUTER ARCHITECTURE; DATA ACQUISITION; DATA TRANSFER; FIELD PROGRAMMABLE GATE ARRAYS;

COMPUTER NETWORKS;

EID: 33746334149     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2006.873303     Document Type: Article

References (16)

1. S. Stancu, M. Ciobotaru, and K. Korcyl, "ATLAS TDAQ DataFlow Network Architecture Analysis and Upgrade Proposal," IEEE Trans. Nucl. Sci., vol. 53, no. 3, pp. 826-833, Jun. 2006.
2. S. Stancu, B. Dobinson, M. Ciobotaru, K. Korcyl, and E. Knezo, "The use of Ethernet in the DataFlow of the ATLAS Trigger and DAQ," ECONF, Proc. CHEP03 Conf., vol. C0303241, p. MOGT010, 2003 [Online], Available: http://arxiv.org/pdf/cs.ni/0305064
3. S. Stancu, M. Ciobotaru, and D. Francis, "Relevant features for DataFlow switches," CERN, Tech. Rep., 2005 [Online]. Available: http://sstancu.home.cern.ch/sstancu/docs/sw feat noreq v0-5.pdf
4. F. R. M. Barnes, R. Beuran, R. W. Dobinson, M. J. LeVine, B. Martin, J. Lokier, and C. Meirosu, "Testing Ethernet Networks for the ATLAS Data Collection System," IEEE Trans. Nucl. Sci., vol. 49, no. 2, pp. 516-520, Apr. 2002.
5. R. Dobinson, S. Haas, K. Korcyl, M. J. LeVine, J. Lokier, B. Martin, C. Meirosu, F. Saka, and K. Vella, "Testing and Modeling Ethernet Switches and Networks for Use in ATLAS High-Level Triggers," IEEE Trans. Nucl Sci., vol. 48, no. 3, pp. 607-612, 2001.
6. M. Ivanovici, R. Beuran, and N. Davies, "Assessing application performance in degraded network environments - An FPGA-based approach," in Proc. Communicating Process Architectures 2005, Eindhoven, The Netherlands, 2005.
7. MoreThanIP Gigabit Ethernet MAC Core, [Online]. Available: http://www.morethanip.com/products/1g/indexuni.shtml
8. PLD Applications PCI Core., [Online]. Available: http://www.plda.com/ products/ippci.php
9. Celoxica. The Handel-C Language, [Online]. Available: http://www.celoxica.com/technology/cdesign/handel-c.asp
10. M. Ciobotaru. VHDL Gen. Creating Hardware Using Python, [Online]. Available: http://ciobota.home.cern.ch/ciobota/project/vhdl gen/
11. The Python Language, [Online]. Available: http://www.python.org/
12. Shilad Sen (Sourcelight Technologies Inc.). A Fast XML-RPC Implementation, [Online]. Available: http://sourceforge.net/projects/py-xmlrpc/
13. M. Joos, "IO_RCC. A package for user level access to I/O resources on PCs and compatible computers," CERN, Tech. Rep., ATL-D-ES-0008, Oct. 2003 [Online]. Available: https://edms.cern.ch/document/349680/2
14. M. Ciobotaru, sw_Script. Unified Interface for Switch Configuration and Monitoring [Online]. Available: http://ciobota.home.cern.ch/ciobota/project/ swscript
15. O. Brun and J. M. Garcia, "Analytical solution of finite capacity M/D/1 queues," J. Appl. Probab., vol. 37, no. 4, pp. 1092-1098, Dec. 2000.
16. C. Bee, D. Francis, L. Mapelli, R. McLaren, G. Mornacchi, J. Petersen, and F. Wickens, "The raw event format in the ATLAS Trigger and DAQ," CERN, Tech. Rep., ATL-D-ES-0019, Apr. 2005, ver. 3.