Optimizing NANOS OpenMP for the IBM Cyclops multithreaded architecture

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages 110-

  Ródenas, David ^a   Martorell, Xavier ^a   Ayguadé, Eduard ^a   Labarta, Jesús ^a   Almási, George ^b   Caşcaval, Cǎlin ^b   Castaños, José ^b   Moreira, José ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

IBM CYCLOPS MULTITHREADED ARCHITECTURE; MULTIPROCESSOR ARCHITECTURES; NAS BENCHMARKS; OPENMP APPLICATIONS;

BENCHMARKING; BUFFER STORAGE; COMPUTER HARDWARE; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; PROBLEM SOLVING;

COMPUTER ARCHITECTURE;

EID: 33746289072     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.317     Document Type: Conference Paper

References (26)

1. G. Almasi, E. Ayguade, C. Caşcaval, J. G. Castaños, J. Labarta, F. Martínez, X. Martorell, and J. Moreira. Evaluation of openmp for the cyclops multithreaded architecture. In OpenMP Shared Memory Parallel Programming, International Workshop on OpenMP, Applications and Tools, WOMPAT 2003, Lecture Notes on Computer Science 2716, pages 64-84, June 2003.
2. G. Almasi, C. Caşcaval, J. G. Castaños, M. Denneau, D. Lieber, J. E. Moreira, and J. Henry S. Warren. Dissecting Cyclops: A detailed analysis of a multithreaded architecture. In MEDEA Workshop on On-Chip Multiprocessor: Processor Architecture and Memory Hierarchy related Issues, September 2002.
3. G. Almasi, C. Caşcaval, J. G. Castaños, M. Denneau, D. Lieber, J. E. Moreira, and H. S. Warren, Jr. Performance evaluation of the Cyclops architecture family. Technical Report RC22243, IBM T. J. Watson Research Center, November 2001.
4. D. Bailey, T. Harris, W. Saphir, R. van der Wijngaart, A. Woo, and M. Yarrow. The nas parallel benchmarks 2.0. Technical Report NAS-95-020, NASA Ames Research Center, December 1995.
5. J. Clabes, J. Friedrich, M. Sweet, J. D. a nd Sam Chu, D. Plass, J. Dawson, P. Muench, L. P. an d Michael Floyd, B. Sinharoy, M. Lee, M. Goulet, J. W. agoner, N. Schwartz, S. Runyon, G. Gorman, P. R. a nd Ronald Kalla, J. McGill, and S. Dodson. Design and implementation of the powerS microprocessor. In DAC 04: Proceedings of the 41st annual conference on Design automa tion, pages 670-672. ACM Press, 2004.
6. S. Eggers, J. Emer, H. Levy, J. Lo, R. Stamm, and D. Tullsen. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro, pages 12-18, September/October 1997.
7. F. A. et al. Blue gene: A vision for protein science using a petaflop supercomputer. IBM Systems Journal, 40(2):310-328,2001.
8. M. Gonzalez, E. Ayguade, X. Martorell, J. Labarta, N. Navarro, and J. Oliver. NanosCompiler: Supporting flexible multilevel parallelism in OpenMP. Concurrency: Practice and Experience, 12(9), August 2000.
9. M. Gulati and N. Bagherzadeh. Performance study of multithreaded superscalar microprocessors. In 2nd International Symposium on High Performance Computer Architecture, pages 291-301, February 1996.
10. Intel. Intel's t's deliver new platform enhancements beyond gigahertz, Dec. 2004, Jan. 2005. http://www.intel.com/update/departments/initech/it12041.pdf.
11. H. Jin, M. Frumkin, and J. Yan. The OpenMP implementation of the NAS parallel benchmarks and its performance. Technical Report Technical Report NAS-99-011, NASA Ames Research Center, October 1999.
12. J. L. Lo, S. J. Eggers, H. M. Levy, S. S. Parekh, and D. M. Tullsen. Tuning compiler optimizations for simultaneous multithreading. In International Symposium on Microarchitecture, pages 114-124, 1997.
13. H. Lu, Y. C. Hu, and W. Zwaenepoel. OpenMP on network of workstations. InProc. of Supercomputing'98, 1998.
14. X. Martorell, E. Ayguade, J. Navarro, J. Corbalan, M. Gonzalez, and J. Labarta. Thread fork/join techniques for multilevel parallelism exploitation in NUMA multiprocessors. In Proceedings of the 13th Int. Conference on Supercomputing ICS'99, June 1999.
15. X. Martorell, J. Labarta, J. Navarro, and E. Ayguade. A library implementation of the nano-threads programming model. In Proceedings of Euro-Par'96, August 1996.
16. O. Organization. OpenMP Fortran application interface, v. 2.0. www.openmp.org, June 2000.
17. C. D. Polychronopoulos, M. B. Girkar, M. R. Haghighat, C. L. Lee, B. P. Leung, and D. A. Schouten. Parafrase-2: An environment for parallelizing, partitioning, synchronizing and scheduling programs on multiprocessors. In 1989 International Conference on Parallel Processing, volume II, pages 39-48, St. Charles, III, 1989.
18. M. Sato, S. Satoh, K. Kusano, and Y. Tanaka. Design of OpenMP compiler for an smp cluster, 1999.
19. A. Snavely, L. Carter, J. Boisseau, A. Majumdar, K. S. Gatlin, N. Mitchel, J. Feo, and B. Koblenz. Multiprocessor performance on the Tera MTA. In Proceedings Supercomputing '98, Orlando, Florida, Nov. 7-13 1998.
20. A. Snavely, G. Johnson, and J. Genetti. Data intensive volume visualization on the Tera MTA and Cray T3E. In Proceedings of the High Performance Computing Symposium HPC '99, pages 59-64, 1999.
21. S. G. C. Systems. Origin2000 and Onyx2 performance tuning and optimization guide. Technical Report Doc. num. 007-3430-002, 1998.
22. R. Thekkath and S. J. Eggers. The effectiveness of multiple hardware contexts. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 328-337, October 1994.
23. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 392-403, June 1995.
24. W. Yamamoto and M. Nemirovsky. Increasing superscalar performance through multistreaming. In International Conference on Parallel Architectures and Compilation Techniques (PACT95), pages 49-58, June 1995.
25. W. Yamamoto, M. Serrano, A. Talcott, R. Wood, and M. Nemirovsky. Performance estimation of multistreamed, superscalar processors. In 27th Hawaii International Conference on System Sciences, pages 1:195-204, January 1994.
26. M. Yankelevsky and C. D. Polychronopoulos. α-Coral: A multigrain, multithreading processor architecture. In Proceedings of International Conference on Supercomputing'01, 2001.