Performance analysis of buffering schemes in wormhole routers

IEEE Transactions on Computers

Volumn 46, Issue 6, 1997, Pages 687-694

  Boura, Younes M ^a,b   Das, Chita R ^a,c  

^a IEEE   (United States)

^b Siemens Pyramid Information Systems   (United States)

^c The Pennsylvania State University   (United States)

Author keywords

Multistage interconnection networks; n dimensional meshes; Router design; Virtual channels; Wormhole switching

Indexed keywords

EID: 33746277518     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.600826     Document Type: Article

References (18)

1. R. Alverson et al., "The Tera Computer System," Proc. 1990 Int'l Conf. Supercomputing, pp. 1-6, June 1990.
2. A. Agarwal, "Limits on Interconnection Network Performance," IEEE Trans. Parallel and Distributed Systems, vol. 2, no. 4, pp. 398-412, Oct. 1991.
3. K. Aoyama, "Design Issues in Implementing an Adaptive Router," master's thesis, Univ. of Illinois, Dept. of Computer Science, Jan. 1993.
4. S. Borkar et al., "Supporting Systolic and Memory Communication in iWarp," Pros. 17th Ann. Int'l Symp. Computer Architecture, pp. 70-81, May 1990.
5. Y. M. Boura, "Design and Analysis of Routing Schemes and Routers for Wormhole-Routed Mesh Architectures," PhD thesis, Pennsylvania State Univ., Dept. of Computer Science and Eng., Aug. 1995.
6. W.J. Dally, "Performance Analysis of k-Ary n-Cube Interconnection Networks," IEEE Trans. Computers, vol. 39, no. 6, June 1990.
7. W.J. Dally, "Virtual Channel Flow Control," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, Mar. 1992.
8. W.J. Dally and C.L. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Trans. Computers, vol. 6, pp. 547-553, May 1987.
9. R. Jain, The Art of Computer Systems Performance Analysis. John Wiley & Sons, 1991.
10. Intel Corporation, A Touchstone DELTA System Description, 1990.
11. M.J. Karol, M.G. Hluchyj, and S.P. Morgan, "Input vs. Output Queuing on a Space-Division Packet Switch," Proc. IEEE Global Telecomm. Conf., pp. 659-665, Dec. 1986.
12. P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Communication Switching Technique," Computer Networks, pp. 267-286, 1979.
13. M. Kumar and J.R. Jump, "Performance Enhancement in Buffered Delta Networks Using Crossbar Switches and Multiple Links," J. Parallel and Distributed Computing, vol. 1, no. 1, pp. 81-103, 1984.
14. NCUBE Company, NCUBE 6400 Processor Manual, 1990.
15. M.D. Noakes, D.A. Wallach, and W.J. Dally, "The J-Machine Multicomputer: An Architectural Evaluation," Proc. 20th Ann. Int'l Symp. Computer Architecture, pp. 224-235, May 1993.
16. J. Peir and Y. Lee, "Look-Ahead Routing Switches for Multistage Interconnection Networks," J. Parallel and Distributed Computing, vol. 19, no. 1, pp. 1-10, 1993.
17. H. Sullivan and T.R. Bashkow, "A Large Scale, Homogenous, Fully Distributed Parallel Machine," Proc. Fourth Ann. Int'l Symp. Computer Architecture, pp. 105-117, May 1977.
18. Y. Tamir and G.L. Frazier, "Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches," IEEE Trans. Computers, vol. 41, no. 6, pp. 725-737, June 1992.