An evolvable hardware layer for global and local learning of motor control in a hexapod robot

International Journal on Artificial Intelligence Tools

Volumn 14, Issue 6, 2005, Pages 999-1017

  Gallagher, John C ^a  

^a Wright State University   (United States)

Author keywords

Continuous time recurrent neural network; Evolutionary computation; Evolvable hardware

Indexed keywords

EID: 33746208835     PISSN: 02182130     EISSN: None     Source Type: Journal    
DOI: 10.1142/S021821300500251X     Document Type: Article

References (49)

1. J. M. Holland, Adaptation in Natural and Artificial Systems (University of Michigan Press, Ann Arbor, 1975).
2. H. P. Schwefel, Numerical Optimization of Computer Models (John Wiley and Sons, Chichester, 1981).
3. D. E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning (Addison-Wesley, Reading, 1989).
4. D. B. Fogel, System Identification Through Simulated Evolution: A Machine Learning Approach to Modeling (Ginn Press, Needham Heights, 1991).
5. D. B. Fogel, An introduction to simulated evolutionary optimization, in IEEE Transactions on Neural Networks, Vol. 5, No. 1, pp. 3-14 (IEEE Press, New York, 1994).
6. D. B. Fogel, Evolutionary Computation: Towards a New Philosophy of Machine Intelligence (IEEE Press, New York, 1995).
7. H. P. Schwefel, Evolution and Optimum Seeking (New York: John Wiley and Sons, New York, 1995).
8. L. J. Fogel, A. J. Owens and M. J. Walsh, Artificial Intelligence Through Simulated Evolution (John Wiley and Sons, New York, 1996).
9. T. Back, U. Harnmel and H. P. Schwefel, Evolutionary computation: Comments on the History and Current State, in IEEE Transactions on Evolutionary Computation, Vol. 1, No. 1, pp. 3-17 (IEEE Press, New York, 1997).
10. J. R. Koza, F. H. Bennett III, D. Andre, M. A. Keane and F. Dunlap, Automated Synthesis of Analog Electrical Circuits by Means of Genetic Programming, in IEEE Transactions of Evolutionary Computation, Vol. 1, No. 2, pp. 109-128 (IEEE Press, New York, 1997).
11. A. Thompson, On the Automatic Design of Robust Electronics Through Artificial Evolution, in Evolvable Systems: From Biology to Hardware, Second International Conference, ICES 98 (Springer Verlag, Berlin, 1998).
12. J. D. Lohn and S. P. Colombano, Automated Analog Circuit Synthesis Using a Linear Representation, in Evolvable Systems: From Biology to Hardware, Second International Conference, ICES 98 (Springer Verlag, Berlin, 1998).
13. T. Kajitani, T. Hoshino and D. Nishikawa et al. (1998). A Gate Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI, in Evolvable Systems: From Biology to Hardware, Second International Conference, ICES 98 (Springer Verlag, Berlin, 1998).
14. T. Higuchi, M. Iwata and D. Keymeulen et al., Real-World Applications of Analog and Digital Evolvable Hardware, in IEEE Transactions on Evolutionary Computation, Vol. 3, No. 3, pp. 220-235 (IEEE Press, New York, 1999).
15. R. S. Zebulum, C. C. Santini, H. T. Sinohara and M. A. C. Pacheco et al., A Reconfigurable Platform for the Automatic Synthesis of Analog Circuits, in Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware (IEEE Press, New York, 2000).
16. J. F. Miller, D. Job and K. Vassilev, Principles in the Evolutionary Design of Digital Circuits, in Journal of Genetic Programming and Evolvable Machines, 1(1/2,3):8-35 (Kluwer, USA, 2000).
17. A. Stoica, D. Keymeulen and R. Zebulum et al., Evolution of Analog Circuits on Field Programmable Transistor Arrays, in Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware (IEEE Press, New York, 2000).
18. S. Ando and H. Iba, Analog Circuit Design with a Variable Length Chromosome, in Proc. of the 2000 Congress on Evolutionary Computation, pp. 994-1001 (IEEE Press, New York, 2000).
19. P. Haddow and G. Tufte, Bridging the Genotype-Phenotype Mapping for Digital FPGAs, in Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware (IEEE Press, New York, 2001).
20. A. Stocia, R. Zebulum and D. Keymeulen, (2001). Progress and Challenges in Building Evolvable Hardware Devices, in Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware (IEEE Press, New York, 2001).
21. J. B. Pollack and H. Lipson, H. The GOLEM Project : Evolving Hardware Bodies and Brains, in Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware. (IEEE Press, New York, 2000).
22. F. H. Bennett III and E. G. Rieffel, Design of decentralized controllers for self-reconfigurable modular robots using genetic programming, in Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware (IEEE Press, New York, 2000).
23. C. Santini and R. Zebulum et al. (2001). PAMA -Programmable Analog Multiplexer Array, in Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware (IEEE Press, New York, 2001).
24. J. Langeheine and J. Becker et al., A CMOS FPTA Chip for Intrinsic Hardware Evolution of Analog Electrical Circuits, in Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware (IEEE Press, New York, 2001).
25. J. C. Gallagher, "The Once and Future Analog Alternative: Evolvable Hardware and Analog Computation", in Proc 2003 NASA/DoD Conference on Evolvable Hardware (IEEE Press, New York, 2001).
26. J. C. Gallagher and S. Vigraham, A Modified Compact Genetic Algorithm for the Intrinsic Evolution of Continuous Time Recurrent Neural Networks, in The Proceedings of the 2002 Genetic and Evolutionary Computation Conference (Morgan Kaufmann, 2002).
27. J. C. Gallagher, S. Vigraham and G. Kramer, A Modified Compact Genetic Algorithm for Intrinsic Evolvable Hardware, in IEEE Transactions on Evolutionary Computation 8(2):111-126 (IEEE Press, New York, 2004).
28. J. C. Gallagher and R. D. Beer, A Qualitative Dynamical Analysis of Evolved Locomotion Controllers, in From Animals to Animats 2: Proceedings of the Second International Conference on Simulation of Adaptive Behavior (MIT Press, Boston, 1993).
29. J. C. Gallagher, R. D. Beer, K. S. Espenschied and R. D. Quinn, Applications of Evolved Locomotion Controllers to a Hexapod Robot, in Robotics and Autonomous Systems 19(1):95-103 (Elsevier, 1996).
30. J. C. Gallagher, Evolution and Analysis of Non-Autonomous Neural Networks for Walking: Reflexive Pattern Generators, in Proc of the Congress on Evolutionary Computation - 2001 (IEEE Press, New York, 2001).
31. J. C. Gallagher. Evolution and Analysis of Mixed Mode Neural Networks for Walking: Mixed Pattern Generators, in Proc of the Congress on Evolutionary Computation -2001 (IEEE Press, New York, 2001).
32. H. J. Chiel, R. D. Beer and J. C. Gallagher, Evolution and Analysis of Model CPGs for Walking I. Dynamical Modules, in J. Computational Neuroscience 7:(2):99-118 (Kluwer, 1999).
33. R. D. Beer, H. J. Chiel and J. C. Gallagher, Evolution and Analysis of Model CPGs for Walking II. General Principles and Individual Variability, in J. Computational Neuroscience 7:(2):99-118 (Kluwer, 1999).
34. R. D. Beer, On the Dynamics of Small Continuous-Time Recurrent Neural Networks, in Adaptive Behavior, 3:(4): 469-509 (MIT Press, Boston, 1995).
35. J. J. Hopfield, Neurons with Graded Response Properties Have Collective Computational Properties Like Those of Two-State Neurons, in Proceedings of the National Academy of Sciences 81:3088-3092 (1984).
36. K. Funahashi and Y. Nakamura, Y, Approximation of Dynamical Systems by Continuous Time Recurrent Neural Networks, in Neural Networks 6:801-806 (Elsevier, 1993).
37. S. Ryckebusch, C. A. Mead and J. Bower, Modeling Small Oscillating Biological Networks in Analog VLSI, in Proceedings of the Neural Information Processing Systems Conference (Morgan-Kaufmann, 1988).
38. C. A. Mead, Analog VLSI and Neural Systems (Addison-Wesley, New York,1989).
39. J. Meador, A. Wu and C. Cole et al., Programmable Impulse Neural Circuits, in IEEE Transactions on Neural Networks 2(1), 101-109 (IEEE Press, New York, 1990).
40. D. Del Corso and F. Gregoretti et al., An Artificial Neural Network Based on Multiplexed Pulse Streams, in /it Proceedings of the ITG/IEEE Workshop on Microelectronics for Neural Networks (Dortmund, 1990)
41. A. Murray and L. Tarassenko, Analogue Neural VLSI : A Pulse Stream Approach (Chapman and Hall, London, 1994).
42. J. C. Gallagher and J. M. Fiore, Continuous Time Recurrent Neural Networks: A Paradigm for Evolvable Analog Controller Circuits, in Proceedings of the National Aerospace and Electronics Conference. NAECON 2000 (IEEE Press, New York, 2000).
43. T. Kajitani, T. Hoshino and D. Nishikawa et al., A Gate Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI, in Proceedings of the International Conference on Evolvable Hardware (ICES 1998).
44. S. Scott and A. Seth, HGA: a, Hardware-Based Genetic Algorithm, in Proceedings of the ACM/SIGDA Third Int. Symposium on Field-Programmable Gate Arrays (1995).
45. N. Yoshida and T. Yasuoka, Multi-gap: Parallel and Distributed Genetic Algorithms in VLSI, in Proceedings of the International Conference on Systems, Man, and Cybernetics (1999).
46. G. R. Harik, F.G. Lobo and D. E. Goldberg, The Compact Genetic Algorithm, in IEEE Transactions on Evolutionary Computation, Vol. 3, No. 4, pp. 287-297 (IEEE Press, New York, 1999).
47. C. Aporntewan and P. Chongstitvatana, A hardware implementation of the compact genetic algorithm, in The Proceedings of the 2001 IEEE Congress on Evolutionary Computation. Seoul, Korea. (IEEE Press, New York, 2001).
48. G. R. Kramer, J. C. Gallagher and S. Vigraham, An Examination of Hypermutation and Random Immigrant Variants of mrCGA for Dynamic Environments, in Proc. 2003 NASA/DoD Conference on Evolvable Hardware. (IEEE Press, New York, 2003).
49. Reprinted from J. C. Gallagher, R. D. Beer, K. S. Espenschied and R. D. Quinn, Applications of Evolved Locomotion Controllers to a Hexapod Robot, in Robotics and Autonomous Systems 19(1):95-103 (Elsevier, 1996). With permission from Elsevier.