VHDL generation from hierarchical Petri net specifications of parallel controllers

IEE Proceedings: Computers and Digital Techniques

Volumn 144, Issue 2, 1997, Pages 121-126

  Fernandas, J M ^a   Adamski, M ^a   Proenca A J ^a  

^a UNIVERSITY OF MINHO   (Portugal)

Author keywords

Parallel controllers; Petri nets; Vhdl generation

Indexed keywords

EID: 33745974940     PISSN: 13502387     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Article

References (31)

1. MURATA, T.: Pétri nets: Properties, analysis and applications, Proc. IEEE, 1989, 77, (4), pp. 541-550
2. PARDEY, J., AMROUN, A., BOLTON, M., and ADAMSKI, M.: Parallel controller synthesis for programmable loeic devices, Microprocess. Microsysl., 1994, 18, (8), pp. 451-458
3. KOZLOWSKI, T., DAGLESS, E.L., SAUL, J.M., ADAMSKI, M., and SZAJNA, J.K.: Parallel controller synthesis using Petri nets, IEE Proc. Comput. Digit. Tech., 1995, 142, pp. 263-271
4. PARDEY, J., and BOLTON, M.: Logic synthesis of synchronous parallel controllers. Proceedings of the IEEE International Conference on Computer design, 1991, pp. 454-457
5. VALETTE, R.: Analysis of Petri nets by stepwise refinements, J. Comput. Syst. Sci., 1979, 13, (18), pp. 35-56
6. FERNANDES, J.M.: Petri nets and VHDL on the specification of parallel controllers. Masters thesis, Dep. Informâtica, Universidade do Minho, Braga, Portugal, July 1994 (in Portugese)
7. SCHOEN, J.M. (Ed.): Performance and fault modelling with VHDL in Petri net models (Prentice-Hall, 1992), Chap. 3.3.2
8. MERMET, J. (Ed.): VHDL for simulation, synthesis and formal proofs of hardware (Kluwer Academic Publishers, 1992)
9. AGARWAL, S.: Thinking Petri nets through VHDL. 1990 VHDL. Fall Users Group Meeting, Oakland, USA, October 1990, pp. 51-59
10. BERGE, J.-M., FONKOUA, A., MAGINOT, S., and ROUILLARD, J.: VHDL designers reference in System modeling Kluwer Academic Publishers, 1992), Chap. 5, pp. 129-145
11. BAKER, L.: VHDL programming with advanced topics (John Wiley & Sons, 1993)
12. BELHADJ, H., GERBAUX, L., BERTRAND, M.-C, and SAUCIER, G.: Specification and synthesis of communicating finite state machines in SAUCIER, G., and TRILHE, J. (Eds.): Synthesis for control dominated circuits (1993), pp. 91-102
13. RUNESSON, C: Generation of VHDL code from coloured Petri nets. Masters thesis, Linköping Institute of Technology, Sweden, February, 1993
14. PENG, Z.: Digital system simulation with VHDL in a high-level synthesis system, Microprocess. Microprogram., 1992, 35, pp. 263-270
15. Ivy Team. System Specs Leaflet
16. SWAMINATHAN, C., RAO, R., AYLOR, J.H., and JOHNSON, B.W.: A VHDL based environment for system level design and analysis. VHDL International Users, Forum (Spring Conference), May 1994, pp. 110-116
17. BENDERS, L.P., and STEVENS, M.P.: Petri net modelling in embedded system design in DEWILDE, P., and VANDEWALLE, J. (Eds.): CompEuro 1992: Computer systems and software engineering (May 1992), pp. 612-617
18. ELES, P., KUCHCINSKI, K., PENG, Z., and MINEA, M.: Synthesis of VHDL concurrent processes. Euro-DAC 94, European Design Automation Conference with Euro-VHDL 94, Grenoble, France, September 1994, pp. 540-545
19. OLCOZ, S., and COLOM, J.M.: A colored Petri net model of VHDL, Form. Methods Syst. Des.. 1995, 7, (1/2), pp. 101-123
20. IEEE: EURO-DAC95: European Design Automation Conference with EURO-VHDL 95 (Proceedings), (IEEE Computer Society Press, 1995)
21. SILVA, M., and VALETTE, R.: Petri nets and flexible manufacturing in ROZENBERG, G. (Ed.): Advances in Petri nets 89, Lect. Notes Comput. Sci., 424, pp. 376-417
22. ADAMSKI, M.: Parallel controller implementation using standard PLD software, in MOORE, W.R., and LUK, W. (Eds.): FPGAs (Abingdon EE&CS Books, 1991)
23. ADAMSKI, M., and MONTEIRO, J.L.: Rule-based formal specification and implementation of logic controllers programs. IEEE International Symposium on Industrial electronics, ISIE 95, Athens, Greece, July 1995, pp. 700-705
24. BILINSKI, K., ADAMSKI, M., SAUL, J., and DAGLESS, E.L.: Petri net based algorithms for parallel-controller synthesis, IEE Proc. Comput. Digit. Tech., 1994, 141, pp. 405-412
25. PATEL, M.R.K.: Random logic implementation of extended timed Petri nets, Microprocess. Microprogram., 1990, 30, pp. 313-320
26. FERNANDES, J.M., PINA, A.M., and PROENÇA, A.J.: Simulation and synthesis of parallel controllers based on Petri nets,VII SBAC-PAD Simposiô Brasileiro de Arquitetura de Computadores - Processamento de Alto Desempenho, July 1995, (Canela, Brazil),pp. 481-492 (in Portuguese)
27. SUZUKI, I., and MURATA, T.: A method for stepwise refinement and abstraction of Petri nets, J. Comput. Syst. Sci., 1981, 27, (1) pp. 51-76
28. FERNANDES, J.M., PINA, A.M., and PROENÇA, A.J.: Concurrent execution of Petri nets based on agents. 1st Workshop on Object-oriented programming and models of concurrency within the XVI International Conference on Applications and theory of Petri nets, Torino, Italy, June 1995
29. GROSCH, J., and EMMELMANN, H.: A tool box for compiler construction. Compiler Generation Project, Report no. 20, GMD, Universität Karlsruhe, January 1990
30. TAYLOR, R.: Transputer communication link, Microprocess. Microsyst., 1986, 10, (4), pp. 211-215
31. GREINER, A., and PECHEUX, F.: Alliance: A complete set of CAD tools for teaching digital VLSI design. 3rd Eurochip Workshop on VLSI design training, Toledo, Spain, September 1992, pp. 230-237