Compiler-directed ILP extraction for clustered VLIW/EPIC machines: Predication, speculation and modulo scheduling

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 422-427

  Pillai, Satish ^a   Jacome, Margarida F ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLUSTERED VLIW; CODE OPTIMIZATION; EXTRACTION TECHNIQUES; IMPROVING PERFORMANCE; MODULO SCHEDULING; NOVEL ALGORITHM; PROCESSING CAPACITIES; RESOURCE AWARE;

ALGORITHMS; EXHIBITIONS; EXTRACTION; PROGRAM COMPILERS;

SCHEDULING;

EID: 33745957551     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253646     Document Type: Conference Paper

References (28)

1. H. Corporaal. TTAs: Missing the ILP complexity wall. Journal of Systems Architecture, 1999.
2. H. Corporaal and J. Hoogerbrugge. Code generation for Transport Triggered Architectures, 1995.
3. K. Ebcioglu. A compilation technique for software pipelining of loops with conditional jumps. In ISCA, 1987.
4. C. J. Tseng et al. Bridge: A Versatile Behavioral Synthesis System. In DAC, 1988.
5. C. Lee et al. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In MICRO, 1997.
6. D. August et al. Integrated predicated and speculative execution in the IMPACT EPIC architecture. In ISCA, 1998.
7. Ganesh Lakshminarayana et al. Incorporating speculative execution into scheduling of control-flow intensive behavioral descriptions. In DAC, 1998.
8. J. R. Allen et al. Conversion of control dependence to data dependence. In POPL, 1983.
9. M. Jacome et al. Clustered VLIW architectures with predicated switching. In DAC, 2001.
10. S. Gupta et al. Speculation techniques for high level synthesis of control intensive designs. In DAC, 2001.
11. S. Mahlke et al. Effective Compiler Support for Predicated Execution Using the Hyperblock. In MICRO, 1992.
12. S. Rixner et al. Register Organization for Media Processing. In HPCA, 1999.
13. Sumit Gupta et al. Conditional Speculation and its Effects on Performance and Area for High-Level Synthesis. In ISSS, 2001.
14. T. Kim et al. A Scheduling Algorithm for Conditional Resource Sharing. In ICCAD, 1991.
15. V. Lapinskii et al. High-quality operation binding for clustered VLIW datapaths. In DAC, 2001.
16. J. Fritts. Architecture and Compiler Design Issues in Programmable Media Processors, Ph.D. Thesis, 2000.
17. http://www.ti.com.
18. Monica Lam. A systolic array optimizing compiler. PhD thesis, Carnegie Mellon University, 1987.
19. Daniel M. Lavery and Wen mei W. Hwu. Modulo scheduling of loops in control-intensive non-numeric programs. In ISCA, 1996.
20. C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. In Algorithmica, 1991.
21. N. Park and A. C. Parker. SEHWA: A Software Package for Synthesis of Pipelines for Synthesis of Pipelines from Behavioral Specifications. In IEEE Trans. on CAD, 1988.
22. P. G. Paulin and J. P. Knight. Force-Directed Scheduling in Automatic Data Path Synthesis. In DAC, 1987.
23. B. Ramakrishna Rau. Iterative modulo scheduling: An algorithm for software pipelining loops. In ISCA, 1994.
24. J. Sanchez and A. Gonzalez. Modulo scheduling for a fullydistributed clustered VLIW architecture. In ISCA, 2000.
25. L. Dos Santos and J. Jess. A reordering technique for efficient code motion. In DAC, 1999.
26. M. G. Stoodley and C. G. Lee. Software pipelining loops with conditional branches. In ISCA, 1996.
27. K. Wakabayashi and H. Tanaka. Global Scheduling Independent of Control Dependencies Based on Condition Vectors. In DAC, 1992.
28. P. F. Yeung and D. J. Rees. Resources Restricted Global Scheduling. In VLSI 1991, 1991.